DRS4 Forum
  DRS4 Discussion Forum, Page 41 of 41  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Dateup Author Subject
  817   Fri Feb 26 22:52:13 2021 Tom SchneiderTrouble getting PLL to lock

Thats not a simple modification to my PCB, but I'll give it a try.  Thanks for your help

Stefan Ritt wrote:

Sounds to me like your REFCLK is not getting through or your PLL loop is open. Could be a bad solder connection. Try to measure signals not on the PCB trace, but directly on the DRS4 pins. Drive REFCLK with a proper LVDS signal. Maybe it's wrong what I wrote in the data sheet and the trick with VDD/2 is not really working.



ELOG V3.1.4-80633ba