DRS4 Forum
  DRS4 Discussion Forum, Page 1 of 44  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Datedown Author Subject Text Attachments
  896   Mon Oct 24 12:50:24 2022 Stefan RittChannel Cascading Option in the 2048-binThe board is delivered in one or the other
mode and not meant to be changed by the user,
since this requires very delicate soldering
  
  895   Sat Oct 22 13:24:20 2022 Phan Van ChuanChannel Cascading Option in the 2048-binDear Stefan,
We are using DRS4 evaluation board
version 5.1 and firmware version 30000 (as
 DRS4V51.png 
  894   Mon Oct 17 16:29:37 2022 Sebastian InfanteDRS4 installation via tar in ubuntu not workingHello i cant install any the last versions
that i downloaded from the dropbox, i can
untar the file called drs-5.0.6 and when
  
  893   Tue Sep 27 15:20:55 2022 Stefan RittRequired Firmware for DRS4 Evaluation Board Version 2.0Sorry, got the wrong link. Here the right
one: https://www.dropbox.com/sh/clqo7ekr0ysbrip/AACoWJzrQAbf3WiBJHG89bGGa?dl=0

If you untar the archive, you will
  
  892   Tue Sep 27 10:52:41 2022 Kunal ShindeRequired Firmware for DRS4 Evaluation Board Version 2.0I checked the link you provided but it
seems that the link doesnt exist please send
me valid one.
  
  891   Tue Sep 27 10:37:11 2022 Stefan RittRequired Firmware for DRS4 Evaluation Board Version 2.0You find each software version at the usual
download location at

https://www.dropbox.com/home/drs/drs4/distribution/Download/Linux
  
  890   Tue Sep 27 10:17:58 2022 Kunal ShindeRequired Firmware for DRS4 Evaluation Board Version 2.0Hi, I am working on an old DRS4 board Version
"2.0" with firmware revision "13191",
I was unable to find this specific firmware
  
  889   Wed Sep 7 10:13:41 2022 Prajjalak ChattopadhyayRegister status after resetWhat are the default register statuses
after DRS4 gets reset?
  
  888   Fri Jul 29 17:23:43 2022 Stefan RittSpikes/noise sensitive to clock settings?Look at the DRS4 data sheet, Figure 12.
You see there the rising SRCLK pulse which
outputs the next analog value. You also see
  
  887   Fri Jul 29 14:09:35 2022 Stefan RittIncrease event rate, use ROI mode, and install sw from source in MacThe firmware from the website always reads
1024 bins. You have to modify it to stop
before that, like reading only 128 samples
  
  886   Tue Jul 19 02:35:04 2022 Jingyu ZhangIncrease event rate, use ROI mode, and install sw from source in MacDear
experts, 

  
  885   Fri Jun 24 09:57:36 2022 LynseyShunSpikes/noise sensitive to clock settings?Hello, I now have periodic spikes in CH0
and CH1 output. How can I eliminate
these spikes? I'm sorry I didn't
  
  884   Thu Jun 16 05:31:25 2022 LynseyShun Thank you very much for your help!




  
  883   Tue Apr 12 10:49:27 2022 Stefan Ritt A3-A0 = 1001 should be all you need to
activate OUT0-OUT7. It works in our designs.
Maybe double check the address lines with
  
  882   Tue Apr 12 10:40:36 2022 LynseyShun Hello, I am Lynsey. now I set A3-A0 to
1001 in ROI mode, but only OUT0 has output,
and the other seven channels(OUT1-OUT7) do
  
  881   Tue Mar 15 13:07:50 2022 Matias SengerTime calibration and the C++ APIThanks for your help. If I look into the
app the behavior for the 4 channels is exactly
as you show:
  
  880   Mon Mar 14 08:59:51 2022 Stefan RittTime calibration and the C++ APILooks like you have the some time calibration,
not sure if it's the correct one. Sample
the sine wave from the calibration clock,
 Screenshot_2022-03-14_at_9.04.07_.pngScreenshot_2022-03-14_at_9.03.47_.png 
  879   Sat Mar 12 16:52:36 2022 Matias SengerTime calibration and the C++ APIDear Stefan,

For the time of each bin I am using
the values returend by `GetTime` without
  
  878   Sat Mar 12 10:13:24 2022 Stefan RittTime calibration and the C++ APIDRSBoard::GetTime is declared in DRS.h
line 720.

If you want to measure timing down
  
  877   Fri Mar 11 17:26:15 2022 Matias SengerTime calibration and the C++ APII am using the V5 board at a fixed sampling
frequency. With the `drsosc` app I have executed
the time calibration at 5 GS/s (actually
  
ELOG V3.1.4-bcd7b50