DRS4 Forum
  DRS4 Discussion Forum, Page 10 of 15  Not logged in ELOG logo
   +  Reply  Wed Jul 30 17:05:06 2014, Stefan Ritt, ROOT program to decode binary data from DRSOsc read_binary.Cread_binary.cpp
Entry  Wed Jul 30 11:38:58 2014, Tsutomu Nagayoshi, Sampling speed of DRS4 Board ver4 
   +  Reply  Wed Jul 16 12:10:19 2014, Stefan Ritt, change cascading from 1024 to 2048 bins for each input channel 
   +  Reply  Mon Jun 16 15:35:59 2014, Osip Lishilin, Announcement of new Evaluation Board V5 
   +  Reply  Thu Jun 12 17:16:13 2014, Stefan Ritt, CalibrationWaveform 
   +  Reply  Thu Jun 12 12:46:00 2014, Stefan Ritt, DRS eval bord v5 Timing 
   +  Reply  Tue May 27 16:07:17 2014, Stefan Ritt, Spikes in DRS4 data on custom baord. 
   +  Reply  Mon May 19 08:04:57 2014, Stefan Ritt, simultaneous writing and reading with region of interest mode? 
   +  Reply  Thu Apr 24 23:03:25 2014, Carlo Stella, drs_exam project fail to compile 
Entry  Thu Apr 17 12:02:28 2014, Wang , The first channel is wrong. QQ??20140417174309.jpg
   +  Reply  Wed Apr 16 10:24:55 2014, Stefan Ritt, DRS4 Evalboard V5 with Windows7Pro64bit 
   +  Reply  Wed Apr 16 08:30:32 2014, Stefan Ritt, why is the first channel output error?  
   +  Reply  Thu Mar 6 11:12:44 2014, Stefan Ritt, Software drs-5.0.0 fails to compile (drsosc) 
   +  Reply  Wed Feb 5 13:41:42 2014, Stefan Ritt, Repeated time calibration 
   +  Reply  Wed Jan 15 17:37:21 2014, Stefan Ritt, DRS4 installation on Windows 8 issues 
   +  Reply  Wed Jan 15 17:11:14 2014, Stefan Ritt, Some bug fixes and questions 
   +  Reply  Wed Jan 15 15:48:55 2014, Stefan Ritt, USB connection stops 
   +  Reply  Thu Jan 9 11:02:46 2014, Stefan Ritt, v5 software with v4 board calibration 
   +  Reply  Tue Dec 17 08:45:32 2013, Stefan Ritt, synchronisation of readouts of two boards for offline analysis 
   +  Reply  Fri Dec 13 11:37:58 2013, Stefan Ritt, input protection in DRS4 evaluation board 
ELOG V3.1.5-fe60aaf