DRS4 Forum
  DRS4 Discussion Forum, Page 13 of 45  Not logged in ELOG logo
ID Date Author Subjectdown Text Attachments
  606   Wed Apr 19 12:17:25 2017 Stefan RittWave rotation during transfer from the board?This is correct. Actually the amplitude
array is rotated already inside the DRS4
chip. So the readout starts with the stop
  
  607   Thu Apr 20 06:30:13 2017 Strahinja LukicWave rotation during transfer from the board?Thanks.

Strahinja

  
  657   Tue Feb 27 13:17:00 2018 Steven BlockWIndows Connection problem with drs507 SOLVEDHello All,

I too have been struggling with
trying to get the drs4 (507) to work on my
  
  658   Tue Feb 27 13:29:47 2018 Stefan RittWIndows Connection problem with drs507 SOLVEDDear Steven, many thanks for this information,
this is very useful. I know of people having
problems on Windows 10, maybe this will also
  
  695   Wed May 9 14:07:10 2018 Alec ShacklefordWIndows Connection problem with drs507 SOLVEDThank you for this fantastic solution.
I had almost reinstalled windows 7 to see
if that would solve the issue!
  
  696   Mon May 14 09:21:29 2018 Alessio BertiWIndows Connection problem with drs507 SOLVEDHi,

I have a machine with Windows 10
and the solution provided by Steven works
  
  678   Fri Apr 13 18:14:07 2018 Alessio BertiVoltage and Timing Calibration in drs_exam.cppHi,

we were trying to implement an
automatic way to calibrate our DRS4 both
  
  687   Fri May 4 11:56:08 2018 Stefan RittVoltage and Timing Calibration in drs_exam.cppHave you set the sampling frequency 

b->SetFrequency(5, true);

before the calibration?
  
  Draft   Wed Oct 7 13:06:34 2015 Ilja BekmanVoltage Calibration with signal on the input    
  13   Wed Oct 7 17:58:20 2009 Stefan RittVDD switch off speedIt turned out that the VDD switch off speed
plays some important role. On our VME board,
we have a linear regulator, then a 4.7 uF
 no_res.png100ohm.png 
  12   Tue Oct 6 11:20:39 2009 Stefan RittVDD instabilityIt has turned out that the stability of
the AVDD and DVDD power supplies for the
DRS4 are very critical. On the evaluation
 vdd_no_cap.pngvdd_470uf.png 
  851   Tue Nov 16 01:27:51 2021 Jacquelynne VaughanV3 board, only one channel works, all components at each channel input workingHi everyone,

I'm still looking through the
forum for an answer to this question, but
  
  852   Tue Nov 16 08:51:14 2021 Stefan RittV3 board, only one channel works, all components at each channel input workingA V3 boards is already 10 years old and
out of warranty. The software has no configuration
to turn channels off except the channel buttons
  
  467   Wed Jan 6 15:51:58 2016 Larry ByarsUse of Channel Cascading in drs_exam.cppHello Stefan,

Here in Rockford, TN we just got
a new DRS4 evaluation board (Serail # 2612,
  
  469   Tue Jan 12 15:42:31 2016 Larry ByarsUse of Channel Cascading in drs_exam.cppAn update. I have been successful in making
modifications to drs_exam.cpp so that I can
get 2048 samples per channel.. The main changes
  
  470   Tue Jan 12 16:06:07 2016 Stefan RittUse of Channel Cascading in drs_exam.cppHi Larry,

sorry my late reply, swamped with
work here. You were right in the modifictions
  
  820   Wed Apr 7 03:29:39 2021 Sean QuinnUnexpected noise in muxout: t_samp related?Dear DRS4 team,

I'm experiencing some issues
that seem to be isolated to the ASIC, and
 transp_example.PNGtransp_readout_example_noise.PNGdrs_datasheet_fig11.PNGr0_r1_delay.png 
  821   Wed Apr 7 08:26:12 2021 Stefan RittUnexpected noise in muxout: t_samp related?Dear Sean,

noise in transparent mode comes
from some coupling to your system clock.
  
  822   Fri Apr 9 20:22:13 2021 Sean QuinnUnexpected noise in muxout: t_samp related?Hi Stefan,

 

Thanks much for the quick reply.
 ex_cal_wave.png 
  824   Fri Apr 9 20:55:28 2021 Stefan RittUnexpected noise in muxout: t_samp related?If you do the cell calibration correctly,
your noise should be ~0.4 mV. You seem to
be 2-3x larger. The periodic negative spikes
  
ELOG V3.1.5-fe60aaf