DRS4 Forum
  DRS4 Discussion Forum, Page 13 of 15  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
   +  Reply  Tue Nov 1 11:07:02 2011, Stefan Ritt, How to link PMT 
   +  Reply  Mon Oct 24 10:30:15 2011, Stefan Ritt, Phase Shift for ADC Readout 
   +  Reply  Sat Oct 22 00:40:02 2011, Stefan Ritt, DRS4 eval board: readout rate 
   +  Reply  Mon Sep 19 08:53:22 2011, Stefan Ritt, compilation error for version 4.0.0 on linux 
   +  Reply  Fri Sep 9 09:31:33 2011, Stefan Ritt, DRS4 and AD9222 
   +  Reply  Wed Jul 13 04:26:52 2011, Stefan Ritt, Fixed Patter Timing Jitter 
   +  Reply  Thu Jun 2 21:01:29 2011, Stefan Ritt, Removing spikes 
Entry  Fri Feb 25 10:13:51 2011, Stefan Ritt, Announcement digital pulse processing workshop 
   +  Reply  Mon Feb 21 12:42:33 2011, S S Upadhya, how to synchronize Sampling frequency of two evaluation boards 
   +  Reply  Tue Nov 16 16:38:06 2010, Stefan Ritt, Reference design for DRS4 active input buffer 
   +  Reply  Wed Jul 21 10:58:20 2010, Stefan Ritt, ENOB of DRS 
Entry  Mon Jul 12 16:07:37 2010, Stefan Ritt, Announcement evaluation board V3 eval3.png
   +  Reply  Tue Jun 22 11:37:42 2010, Jinhong Wang, Reset of DRS4 
   +  Reply  Sat Jun 19 10:09:18 2010, Jinhong Wang, DVDD Problem of DRS 4 
   +  Reply  Tue Jun 1 13:36:18 2010, Stefan Ritt, High Frequency Input for DRS 
   +  Reply  Wed May 12 16:26:12 2010, Stefan Ritt, DRS4 chip model 
   +  Reply  Thu May 6 08:15:39 2010, Stefan Ritt, Random noise spec in datasheet 
   +  Reply  Thu Apr 15 13:48:40 2010, Stefan Ritt, ROFS Configuration 
   +  Reply  Wed Apr 14 16:34:28 2010, Stefan Ritt, version 1.2 evaluation board with firmware 13279? 
   +  Reply  Tue Apr 13 14:15:16 2010, Stefan Ritt, Simple example application to read a DRS evaluation board 
ELOG V3.1.4-bcd7b50