DRS4 Forum
  DRS4 Discussion Forum, Page 15 of 15  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
   +  Reply  Mon Mar 7 16:37:54 2022, Stefan Ritt, Scaler issue to evaluate live time  Screenshot_2022-03-07_at_16.37.32_.pngScreenshot_2022-03-07_at_16.35.44_.png
   +  Reply  Tue Mar 8 12:20:00 2022, Matias Senger, Why does not trigger at higher sampling frequencies? 
   +  Reply  Tue Mar 15 13:07:50 2022, Matias Senger, Time calibration and the C++ API 
   +  Reply  Thu Jun 16 05:31:25 2022, LynseyShun,  
   +  Reply  Fri Jul 29 14:09:35 2022, Stefan Ritt, Increase event rate, use ROI mode, and install sw from source in Mac 
   +  Reply  Fri Jul 29 17:23:43 2022, Stefan Ritt, Spikes/noise sensitive to clock settings? 
Entry  Wed Sep 7 10:13:41 2022, Prajjalak Chattopadhyay, Register status after reset 
   +  Reply  Tue Sep 27 15:20:55 2022, Stefan Ritt, Required Firmware for DRS4 Evaluation Board Version 2.0 
   +  Reply  Mon Oct 24 12:50:24 2022, Stefan Ritt, Channel Cascading Option in the 2048-bin 
   +  Reply  Mon Feb 6 13:28:28 2023, Stefan Ritt, DRS4 installation via tar in ubuntu not working 
   +  Reply  Mon Jun 12 14:22:04 2023, Stefan Ritt, Different sampling rates in multi-board configuration 
   +  Reply  Wed Sep 13 13:18:45 2023, Stefan Ritt, Input range switch added in Version 2.1.3 
   +  Reply  Wed Oct 25 19:52:33 2023, John Westmoreland, WaveDREAM Design 
   +  Reply  Thu Feb 22 10:37:03 2024, Stefan Ritt, Simulation of FPGA 
ELOG V3.1.5-fe60aaf