DRS4 Forum
  DRS4 Discussion Forum, Page 37 of 42  Not logged in ELOG logo
ID Date Author Subject Text Attachments
  123   Tue Jul 12 09:49:08 2011 Jinhong WangFixed Patter Timing Jitter

    

       
            
 131MHz.jpg 
  122   Tue Jul 5 10:09:43 2011 Stefan RittFixed Patter Timing Jitter

    

       
            
 nonlinearity.png 
  121   Mon Jul 4 05:06:00 2011 Jinhong WangFixed Patter Timing Jitter

    

       
            
 hist_stoppos.jpg 
  120   Thu Jun 2 21:01:29 2011 Stefan RittRemoving spikes

    

       
            
  
  119   Wed Jun 1 09:57:43 2011 Martin PetriskaRemoving spikesI have DSR4 eval board. Found that there
are spikes in channels. Procedure Osc::RemoveSpikes
to remove them looks litlle dificult. There
  
  118   Fri Apr 15 08:28:54 2011 Stefan RittFixes to DOScreen.cpp for recent built on linux> Hello,

> I was just building version 3.1.0 and ran
  
  117   Thu Apr 14 18:23:53 2011 Bob HiroskyFixes to DOScreen.cpp for recent built on linuxHello,

I was just building version 3.1.0 and ran
  
  116   Fri Feb 25 10:13:51 2011 Stefan RittAnnouncement digital pulse processing workshopDear colleague,
if you live not so far from Zurich,
you might be interested in this workshop:
  
  115   Mon Feb 21 12:42:33 2011 S S Upadhyahow to synchronize Sampling frequency of two evaluation boards

    

       
            
  
  114   Mon Feb 21 08:10:31 2011 Stefan Ritthow to synchronize Sampling frequency of two evaluation boards

    

       
            
  
  113   Sat Feb 19 22:46:35 2011 Stefan Ritthow to synchronize Sampling frequency of two evaluation boards

    

       
            
  
  112   Sat Feb 19 17:25:29 2011 S S Upadhyahow to synchronize Sampling frequency of two evaluation boards Dear sir,
We have two evaluation boards of
DRS4. We would like to use 8 inputs to be
  
  111   Tue Nov 16 16:38:06 2010 Stefan RittReference design for DRS4 active input buffer

    

       
            
  
  110   Tue Oct 12 03:53:37 2010 Jinhong WangReference design for DRS4 active input buffer

    

       
            
  
  107   Wed Jul 21 10:58:20 2010 Stefan Ritt ENOB of DRS

    

       
            
  
  106   Wed Jul 21 10:46:32 2010 Jinhong Wang ENOB of DRS Hi, Stefan, I see in your ppt "Design
and performance of 6 GSPS waveform digitizing
chip DRS4" , you define DRS4 ENOB as
  
  105   Mon Jul 19 12:47:17 2010 Stefan RittFixed Patter Timing Jitter

    

       
            
 Capture.png 
  104   Mon Jul 19 12:07:04 2010 Jinhong WangFixed Patter Timing Jitter Hi Stefan, can you give some suggestions
on determination of fixed pattern timing
jitter of DRS4?  Thanks~
  
  99   Mon Jul 12 16:07:37 2010 Stefan RittAnnouncement evaluation board V3Dear DRS4 users,
a new version of the evaluation board
has been designed and is in production now.
 eval3.png 
  98   Tue Jun 22 11:37:42 2010 Jinhong WangReset of DRS4

    

       
            
  
ELOG V3.1.4-80633ba