DRS4 Forum
  DRS4 Discussion Forum, Page 39 of 45  Not logged in ELOG logo
ID Date Authorup Subject Text Attachments
  857   Sat Jan 15 10:50:47 2022 Stefan RittI want to know about the readout


student_riku
  
  859   Tue Jan 25 14:34:42 2022 Stefan RittRegarding measuring for a set timedrsosc is a graphical application contiously
acquiring data from the board, and drscl
is a command line tool for debugging, as
  
  864   Tue Feb 15 12:02:29 2022 Stefan RittCannot trigger on pulses, have to trigger on undershootThe trigger comparator is a ADCMP601 unit
which requires a minimum pulse width of 3-4
ns. I see that your pulses are only 1-2 ns
  
  868   Thu Mar 3 13:47:26 2022 Stefan RittHow to convert samples to volt?The 'drscl' tool is more for experts,
normal users are advised to use the DRSOsc
oscilloscope.
  
  869   Thu Mar 3 16:14:16 2022 Stefan RittScaler issue to evaluate live time The scalers are read out 10x per seconds,
so they have an accuracy of 10 Hz. I tried
a 50 Hz pulser, and measured 40 Hz, I tried
  
  872   Mon Mar 7 08:45:32 2022 Stefan RittWhy does not trigger at higher sampling frequencies?Unfortunately I have not idea what the
problem could be. In principle the trigger
should be independent of the sampling speed,
  
  874   Mon Mar 7 16:37:54 2022 Stefan RittScaler issue to evaluate live time I tried your measurement with the DRSOscilloscope
app (see below), and I measure a constant
difference of 10 Hz among the whole range
 Screenshot_2022-03-07_at_16.37.32_.pngScreenshot_2022-03-07_at_16.35.44_.png 
  878   Sat Mar 12 10:13:24 2022 Stefan RittTime calibration and the C++ APIDRSBoard::GetTime is declared in DRS.h
line 720.

If you want to measure timing down
  
  880   Mon Mar 14 08:59:51 2022 Stefan RittTime calibration and the C++ APILooks like you have the some time calibration,
not sure if it's the correct one. Sample
the sine wave from the calibration clock,
 Screenshot_2022-03-14_at_9.04.07_.pngScreenshot_2022-03-14_at_9.03.47_.png 
  883   Tue Apr 12 10:49:27 2022 Stefan Ritt A3-A0 = 1001 should be all you need to
activate OUT0-OUT7. It works in our designs.
Maybe double check the address lines with
  
  887   Fri Jul 29 14:09:35 2022 Stefan RittIncrease event rate, use ROI mode, and install sw from source in MacThe firmware from the website always reads
1024 bins. You have to modify it to stop
before that, like reading only 128 samples
  
  888   Fri Jul 29 17:23:43 2022 Stefan RittSpikes/noise sensitive to clock settings?Look at the DRS4 data sheet, Figure 12.
You see there the rising SRCLK pulse which
outputs the next analog value. You also see
  
  891   Tue Sep 27 10:37:11 2022 Stefan RittRequired Firmware for DRS4 Evaluation Board Version 2.0You find each software version at the usual
download location at

https://www.dropbox.com/home/drs/drs4/distribution/Download/Linux
  
  893   Tue Sep 27 15:20:55 2022 Stefan RittRequired Firmware for DRS4 Evaluation Board Version 2.0Sorry, got the wrong link. Here the right
one: https://www.dropbox.com/sh/clqo7ekr0ysbrip/AACoWJzrQAbf3WiBJHG89bGGa?dl=0

If you untar the archive, you will
  
  896   Mon Oct 24 12:50:24 2022 Stefan RittChannel Cascading Option in the 2048-binThe board is delivered in one or the other
mode and not meant to be changed by the user,
since this requires very delicate soldering
  
  897   Mon Feb 6 13:28:28 2023 Stefan RittDRS4 installation via tar in ubuntu not workingI fixed the described error. Can you try
the new version from https://bitbucket.org/ritt/drs4eb/commits/80b3af753ed32eb365725f0f3244a4109347c01b

  
  899   Mon Jun 12 14:22:04 2023 Stefan RittDifferent sampling rates in multi-board configurationNo, that's unfortunately not possible.

Stefan

  
  902   Wed Sep 13 13:18:45 2023 Stefan RittInput range switch added in Version 2.1.3To achieve an input range of -1V to 0V,
you need an external buffer which can shift
this range into the DRS4 range of -0.5V to
  
  904   Wed Oct 25 19:47:23 2023 Stefan RittWaveDREAM DesignNo. This is a proprietary design.

Best,
Stefan
  
  907   Thu Feb 22 10:37:03 2024 Stefan RittSimulation of FPGAThe Cypress has its own firmware, contained
in the distribution under firmware/CY7C68013A/drs_eval.c.
There you can see how the data is fetched.
  
ELOG V3.1.5-fe60aaf