DRS4 Forum

DRS4 Discussion Forum, Page 5 of 15  Not logged in

Find |  Login |  Help

New entries since: Thu Jan 1 01:00:00 1970

Full | Summary | Threaded | Collapse | Expand     294 Entries

Goto page Previous  1, 2, 3, 4, 5, 6 ... 13, 14, 15   Next  All

+    Fri Mar 23 09:39:55 2018, Stefan Ritt, Read the CalibrateWaveform     +    Mon Mar 19 16:22:42 2018, Stefan Ritt, ROI      +    Thu Mar 15 08:44:26 2018, Stefan Ritt, sub-ms precision timestamps?     +    Tue Feb 27 18:12:32 2018, Stefan Ritt, DRS4 Dead times     +    Thu Jan 25 08:07:32 2018, chen wenjun, problem with the drscl(drs507)     +    Thu Jan 25 06:10:52 2018, chen wenjun, drscl doesn't find eval board but drsosc does (Windows 7)     +    Wed Jan 17 10:09:09 2018, Stefan Ritt, The input signals recorded are different with the signal showed in oscilloscope      +    Wed Dec 20 22:14:35 2017, Stefan Ritt, cascading -- DRS4 Osci.cpp & DRS.cpp     +    Tue Dec 12 13:58:06 2017, Stefan Ritt, External trigger using Raspberry Pi     +    Wed Nov 22 14:52:31 2017, Stefan Ritt, Averaging capabilities      +    Wed Nov 22 09:19:11 2017, chen wenjun , using of the DRS Command Line Interface     +    Fri Nov 3 13:28:04 2017, Stefan Ritt, Triggering using AND     +    Wed Oct 18 11:48:14 2017, Vadym Denysenko, Time offset      +    Mon Oct 16 15:35:22 2017, Stefan Ritt, Raspberry Pi Connection Failure     +    Mon Oct 2 16:08:05 2017, Stefan Ritt, Event acquisition pace for irregular timing    Sun Aug 27 12:44:16 2017, Yuvaraj Elangovan, DRS4 version Support     +    Tue Jul 25 14:47:05 2017, Volodymyr Rodin, Time output     +    Thu Jul 20 13:00:44 2017, Volodymyr Rodin, Driver installation on Windows 10     +    Wed Jul 12 20:16:05 2017, Stefan Ritt, Time resolution between boards     +    Fri Jul 7 10:31:47 2017, Stefan Ritt, Trigger setting (AND AND) OR (AND AND)

Goto page Previous  1, 2, 3, 4, 5, 6 ... 13, 14, 15   Next  All

ELOG V3.1.5-fe60aaf