DRS4 Forum
 DRS4 Discussion Forum Not logged in
 Mon Jul 19 12:07:04 2010, Jinhong Wang, Fixed Patter Timing Jitter Mon Jul 19 12:47:17 2010, Stefan Ritt, Fixed Patter Timing Jitter Mon Jul 4 05:06:00 2011, Jinhong Wang, Fixed Patter Timing Jitter Tue Jul 5 10:09:43 2011, Stefan Ritt, Fixed Patter Timing Jitter Tue Jul 12 09:49:08 2011, Jinhong Wang, Fixed Patter Timing Jitter Wed Jul 13 04:26:52 2011, Stefan Ritt, Fixed Patter Timing Jitter
Message ID: 105     Entry time: Mon Jul 19 12:47:17 2010     In reply to: 104     Reply to this: 121
 Author: Stefan Ritt Subject: Fixed Patter Timing Jitter

 Jinhong Wang wrote: Hi Stefan, can you give some suggestions on determination of fixed pattern timing jitter of DRS4?  Thanks~

I will prepare some more detailed description of how to do this in the near future, but we are still learning ourselves constantly how to do that better.

So for the moment I only can recommend you to read the function DRSBoard::CalibrateTiming() and AnalyzeWF(). What you basically do is to define an array of "effective" bin widths t[i]. You start with the nominal bin width (let's say 500ps at 2 GSPS). Now you measure a periodic signal, and look for the zero crossings. If you have a 100 MHz clock, the time between two positive transitions (low-to-high) is 10.000ns. Now you measure the width as seen by the DRS chip, assuming the effective bin widths. The exact zero crossing you interpolate between two samples to improve the accuracy. Now you measure something different, let's say 10.1ns. So you know the ~20 bins between the zero crossings are "too wide", but you don't know which one of them is too wide. So you distribute the "too wide" equally between all bins, that is you decrease the effective width of these bins from 500ps to 500-0.1ns/20=499.995 ps. Then you do this iteratively, that is for all cycles in the waveform, and for many (1000's) of recorded waveforms. It is important that the phase of you measured clock is random, so that all bins are covered equally. Then you realize that the solution oscillates, which you can reduce by using a damping factor (called "damping" in my C code). So you do not correct to 499.995ps, but maybe to 499.999ps. If you iterate often enough, the solution kind of stabilizes.

The attached picture shows the result of such a calibration. Green is the effective bin width which in the end only slightly deviates from 500ps. But the "integral temporal nonlinearity" shows a typical shape for the DRS chip. It's defined as

n
Ti[n] = Sum (t[i]-500ps)
i=0

where t[i] is the effective bin width. So Ti[0] is zero by definition, but the deviation around bin 450 can go up to 1ns at 2 GSPS.

Now you can test you calibration, by measuring again the period of your clock. If you do everything correctly and have a low jitter external clock and no noise on your DRS4 power supply voltages, you should see a residual jitter of about 40ps.

Hope this explanation helps a bit. Let me know if I was not clear enough at some points.

- Stefan

 Attachment 1: Capture.png  19 kB
ELOG V3.1.4-bcd7b50