DRS4 Forum
  DRS4 Discussion Forum  Not logged in ELOG logo
Entry  Thu Dec 27 00:12:12 2012, Jinhong Wang, variation of sampling capacitors 
    Reply  Thu Dec 27 09:49:17 2012, Stefan Ritt, variation of sampling capacitors 
       Reply  Thu Dec 27 18:15:14 2012, Jinhong Wang, variation of sampling capacitors 
          Reply  Fri Feb 1 17:43:48 2013, Jinhong Wang, variation of sampling capacitors 
             Reply  Tue Feb 5 14:38:35 2013, Stefan Ritt, variation of sampling capacitors 
Message ID: 216     Entry time: Tue Feb 5 14:38:35 2013     In reply to: 215
Author: Stefan Ritt 
Subject: variation of sampling capacitors 

Jinhong Wang wrote:

Hi Dr. Stefan,

So the sampling capacitors store the input voltage instead of the charge. What about the readout circuits? I saw there is a buffer followed each sampling capacitor. Do you buffer the charge (like a charge sensitive amplifier)  or the voltage? From Fig.12, 14 in datasheet, it seems most probably the readout is a charging or discharging of a capacitor. Could you please add some comments on this? 

Cheers,

Jinhong

The buffer buffers the voltage, not the charge. The curves in Fig. 12, 14 indicate that the voltage followers take some time until they settle. 

Stefan

ELOG V3.1.5-fe60aaf