DRS4 Forum
  DRS4 Discussion Forum  Not logged in ELOG logo
 Back  |  Find  |  Login  |  Help 
Entry  Tue Mar 9 23:28:45 2010, Hao Huan, Serial Interface Frequency of the DRS Chip 
    Reply  Wed Mar 10 10:07:28 2010, Stefan Ritt, Serial Interface Frequency of the DRS Chip 
       Reply  Thu Mar 18 21:38:10 2010, Hao Huan, Serial Interface Frequency of the DRS Chip 
          Reply  Thu Mar 18 22:10:41 2010, Stefan Ritt, Serial Interface Frequency of the DRS Chip 
Message ID: 50     Entry time: Tue Mar 9 23:28:45 2010     Reply to this: 51
Author: Hao Huan 
Subject: Serial Interface Frequency of the DRS Chip 

Hi Stefan,

    in the DRS4 datasheet I read that the optimal frequency for SRCLK is 33MHz. However in the evaluation board firmware SRCLK is toggled at rising edges of the internal 33MHz clock, i.e. the frequency of SRCLK itself is 16.5MHz instead. Is that frequency better than 33MHz?

    Thanks!

 

ELOG V3.1.5-3fb85fa6