DRS4 Forum
  DRS4 Discussion Forum  Not logged in ELOG logo
Entry  Wed Jun 3 04:06:18 2026, Mingxin Liu, Inquiry about DC-coupled DRS4 hardware design scheme DRS4.png
    Reply  Fri Jun 12 08:22:30 2026, Stefan Ritt, Inquiry about DC-coupled DRS4 hardware design scheme 
       Reply  Mon Jun 15 04:39:45 2026, Mingxin Liu, Inquiry about DC-coupled DRS4 hardware design scheme 
          Reply  Mon Jun 15 08:18:38 2026, Stefan Ritt, Inquiry about DC-coupled DRS4 hardware design scheme 
             Reply  Mon Jun 15 09:04:35 2026, Mingxin Liu, Inquiry about DC-coupled DRS4 hardware design scheme THS4508_DC.png
                Reply  Mon Jun 15 10:34:33 2026, Stefan Ritt, Inquiry about DC-coupled DRS4 hardware design scheme 
Message ID: 939     Entry time: Fri Jun 12 08:22:30 2026     In reply to: 938     Reply to this: 940
Author: Stefan Ritt 
Subject: Inquiry about DC-coupled DRS4 hardware design scheme 

We do not have any DC-coupled design for the DRS4. The reason for that is that for many applications we use SiPMs, which are directly powered through the DRS4 board. Since the bias voltage of ~50V would kill the DRS4, we always go with AC-coupling. 

The reason the DRS4 evaluation board cannot fully capture signals below -0.5V is the fact that the board only has a single +5V power supply and no +-5V power rails. Having an additional -5V power rail would make the evaluation board too bulky and it could not be powered over USB.

In principle you could bias the point after the AC coupling capacitor to +5V, then you can capture up to -5V signals. Add a divider by two to go up to -10V. But then the input protection diodes won't work as it, you would need some fast 5V zener diodes which open for signals below -5V to protect the following circuitry.

Stefan

ELOG V3.1.5-3fb85fa6