DRS4 Forum
  DRS4 Discussion Forum, Page 42 of 46  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Author Subjectdown Text
  436   Thu Jul 2 13:20:51 2015 Felix BachmairCreation of Object files
  437   Fri Jul 3 17:13:27 2015 Stefan RittCreation of Object files
  438   Mon Jul 6 11:30:56 2015 Felix BachmairCreation of Object files
  439   Mon Jul 6 19:25:27 2015 Stefan RittCreation of Object files
  440   Tue Jul 7 09:29:21 2015 Felix BachmairCreation of Object files
  4   Wed Feb 11 12:21:07 2009 Stefan RittCorrected datasheet Rev. 0.8
  781   Wed Oct 23 17:56:26 2019 John JendzurskiComputing corrected time from binary data...what is t_0,0?
  782   Fri Oct 25 16:39:07 2019 Stefan RittComputing corrected time from binary data...what is t_0,0?
  471   Tue Jan 12 17:57:03 2016 Jack BargemannCompiling DRS-exam
  472   Tue Jan 12 21:02:31 2016 Stefan RittCompiling DRS-exam
  386   Wed Oct 15 10:14:32 2014 Simon WeingartenClock settings in daisy chain DAQ
  387   Wed Oct 15 10:52:58 2014 Stefan RittClock settings in daisy chain DAQ
  388   Wed Oct 15 11:34:43 2014 Simon WeingartenClock settings in daisy chain DAQ
  389   Wed Oct 15 12:15:58 2014 Stefan RittClock settings in daisy chain DAQ
  403   Fri Apr 17 10:07:38 2015 Simon WeingartenClock settings in daisy chain DAQ
  404   Mon Apr 20 13:08:24 2015 Stefan RittClock settings in daisy chain DAQ
  918   Thu May 8 23:23:19 2025 Jonathan BradshawClarification of full channel readout
  921   Fri May 9 08:26:17 2025 Stefan RittClarification of full channel readout
  222   Wed Feb 27 13:47:32 2013 Georg WinnerChip Test - Cell Error
  227   Wed Mar 6 13:08:03 2013 Stefan RittChip Test - Cell Error
ELOG V3.1.5-3fb85fa6