DRS4 Forum

DRS4 Discussion Forum, Page 42 of 46  Not logged in

Find |  Login |  Help

Full | Summary | Threaded | Collapse | Expand     906 Entries

Goto page Previous  1, 2, 3 ... 41, 42, 43, 44, 45, 46   Next

Wed Feb 11 12:21:07 2009, Stefan Ritt, Corrected datasheet Rev. 0.8    Wed Oct 23 17:56:26 2019, John Jendzurski, Computing corrected time from binary data...what is t_0,0?        Fri Oct 25 16:39:07 2019, Stefan Ritt, Computing corrected time from binary data...what is t_0,0?    Tue Jan 12 17:57:03 2016, Jack Bargemann, Compiling DRS-exam        Tue Jan 12 21:02:31 2016, Stefan Ritt, Compiling DRS-exam    Wed Oct 15 10:14:32 2014, Simon Weingarten, Clock settings in daisy chain DAQ        Wed Oct 15 10:52:58 2014, Stefan Ritt, Clock settings in daisy chain DAQ        Wed Oct 15 11:34:43 2014, Simon Weingarten, Clock settings in daisy chain DAQ        Wed Oct 15 12:15:58 2014, Stefan Ritt, Clock settings in daisy chain DAQ        Fri Apr 17 10:07:38 2015, Simon Weingarten, Clock settings in daisy chain DAQ        Mon Apr 20 13:08:24 2015, Stefan Ritt, Clock settings in daisy chain DAQ    Thu May 8 23:23:19 2025, Jonathan Bradshaw, Clarification of full channel readout        Fri May 9 08:26:17 2025, Stefan Ritt, Clarification of full channel readout    Wed Feb 27 13:47:32 2013, Georg Winner, Chip Test - Cell Error        Wed Mar 6 13:08:03 2013, Stefan Ritt, Chip Test - Cell Error    Fri Nov 18 05:52:45 2016, Kurtis Nishimura, Channel offsets in GetTime()        Mon Nov 21 14:13:32 2016, Stefan Ritt, Channel offsets in GetTime()    Sat Oct 22 13:24:20 2022, Phan Van Chuan, Channel Cascading Option in the 2048-bin        Mon Oct 24 12:50:24 2022, Stefan Ritt, Channel Cascading Option in the 2048-bin    Mon Aug 31 16:44:12 2020, Hans Steiger, Channel Cascading

Goto page Previous  1, 2, 3 ... 41, 42, 43, 44, 45, 46   Next

ELOG V3.1.5-3fb85fa6