DRS4 Forum
  DRS4 Discussion Forum, Page 1 of 46  Not logged in ELOG logo
ID Date Author Subject Text Attachments
  937   Tue Apr 28 08:15:35 2026 Stefan RittWaveform Truncation Near the Cell0-Cell1023 Boundary in DRS4 ROI Readout ModeThe DRS4 gets into the "1.8A"
state if DSPEED approaches like 0.7V. Then
both inverters of the Domino chain are kind
  
  936   Tue Apr 28 04:40:38 2026 QICHAOWUWaveform Truncation Near the Cell0-Cell1023 Boundary in DRS4 ROI Readout ModeDear Dr. Stefan Ritt,

I am writing to express my sincere
gratitude for your continued and prompt responses
  
  935   Fri Apr 17 12:39:11 2026 Stefan RittWaveform Truncation Near the Cell0-Cell1023 Boundary in DRS4 ROI Readout ModeNot much I can say here. I know that the
DRS4 works reliably, since we have an experiment
here with 500 chips running since 5 years
  
  934   Fri Apr 17 10:54:20 2026 QICHAOWUWaveform Truncation Near the Cell0-Cell1023 Boundary in DRS4 ROI Readout ModeDear Dr.Stefan

Thank you for your detailed response.
Following your suggestion, I used an oscilloscope
  
  933   Fri Mar 27 09:56:06 2026 Stefan RittWaveform Truncation Near the Cell0-Cell1023 Boundary in DRS4 ROI Readout ModeActually looking at your waveforms again,
I think I understand maybe your problem.
You stop the DRS4 randomly, but your ROI
  
  932   Thu Mar 5 15:39:30 2026 QICHAOWUWaveform Truncation Near the Cell0-Cell1023 Boundary in DRS4 ROI Readout ModeThank you for your prompt reply. We have
developed our own DRS4-based hardware and
successfully read out all 1024 bins using
  
  931   Thu Mar 5 14:52:07 2026 Stefan RittWaveform Truncation Near the Cell0-Cell1023 Boundary in DRS4 ROI Readout ModeDoes this happen with your own hardware
or with the DRS4 evaluation board? If it's
your own hardware, do you read out all 1024
  
  930   Thu Mar 5 14:37:48 2026 QICHAOWUWaveform Truncation Near the Cell0-Cell1023 Boundary in DRS4 ROI Readout ModeDear Dr. Stefan Ritt

I am writing to seek your advice
regarding an issue I encountered while using
 figure1.pngfigure2.pngfigure3.png 
  929   Tue Aug 19 23:10:30 2025 Jonathan BradshawUnexpected behaviour following RSRLOADTurns out it was a damaged DRS4 IC.

I ported the drs4_eval5_app code
onto our board and observed much the same
  
  928   Tue Aug 19 02:40:58 2025 Jonathan BradshawUnexpected behaviour following RSRLOADSome images

Notes:


top of the puicture shows
 6x 
  927   Mon Aug 18 06:52:51 2025 Jonathan BradshawUnexpected behaviour following RSRLOADHello

I'm working to bring up a new
capture board using a DRS4 and I'm having
  
  926   Mon Jul 7 16:53:26 2025 Stefan RittWrong Firmware Version: board has 13279, required is 15147. Board may not work properlyYou have to use the software belonging
to that board. You cannot use the newest
software with an old board. Look here:
  
  925   Sat Jul 5 04:36:13 2025 Sandeep GodiyalWrong Firmware Version: board has 13279, required is 15147. Board may not work properlyI am using DRS4 Evaluation Board Rev.:
2.0.. Command Line interface: "drscl"
detecting the board with message: Found
 drseval1.png 
  924   Thu May 15 00:01:20 2025 Jonathan BradshawHandling of Write Shift Register and Write Config RegisterAll right, thank you for the clarification.




  
  923   Tue May 13 08:51:34 2025 Stefan RittHandling of Write Shift Register and Write Config RegisterYes this is correct. Anyhow, even if it
would be working, you would not be happy
with it. After having designed ~10 boards
  
  922   Tue May 13 04:10:30 2025 Jonathan BradshawHandling of Write Shift Register and Write Config RegisterHi Stefan

Just so I'm 100% clear; is
there no reliable way to perform
  
  921   Fri May 9 08:26:17 2025 Stefan RittClarification of full channel readoutThe full readout mode is not really recommended
since you have to pull out the stop position
separately. Just do the ROI readout using
  
  920   Fri May 9 08:17:50 2025 Stefan RittHandling of Write Shift Register and Write Config RegisterThis is correct. Setting A0-A3 to 0b1101
multiplexes the Shift Write Register to SROUT,
so you will either a "0" or a "1"
  
  919   Thu May 8 23:41:03 2025 Jonathan BradshawHandling of Write Shift Register and Write Config RegisterHi all

We're building a product which
will use two different operating modes; firstly
  
  918   Thu May 8 23:23:19 2025 Jonathan BradshawClarification of full channel readoutHi all

We're working on a new product
using the DRS4 IC, and want to do a full
 Screenshot_2025-05-09_093332.png 
ELOG V3.1.5-3fb85fa6