DRS4 Forum
  DRS4 Discussion Forum, Page 17 of 46  Not logged in ELOG logo
ID Date Author Subjectdown Text
  847   Tue Oct 26 23:18:32 2021 Javier CaravacaTrigger multiple boards independently
  848   Wed Oct 27 08:11:42 2021 Stefan RittTrigger multiple boards independently
  717   Sun Sep 23 02:22:46 2018 Gerard Arino-EstradaTrigger OUT pulse width variable from 100 us up to 100 ms
  718   Wed Sep 26 14:44:14 2018 Stefan RittTrigger OUT pulse width variable from 100 us up to 100 ms
  Draft   Wed Sep 26 18:25:07 2018 Gerard Arino-EstradaTrigger OUT pulse width variable from 100 us up to 100 ms
  720   Wed Sep 26 18:28:20 2018 Gerard Arino-EstradaTrigger OUT pulse width variable from 100 us up to 100 ms
  721   Wed Sep 26 19:21:03 2018 Stefan RittTrigger OUT pulse width variable from 100 us up to 100 ms
  911   Mon Dec 23 19:31:31 2024 Matias HenriquezTrigger OUT pulse width variable from 100 us up to 100 ms
  764   Thu Jul 18 01:03:44 2019 Ismael GarciaTrace Impedance
  765   Thu Jul 18 11:37:56 2019 Stefan RittTrace Impedance
  766   Fri Jul 19 01:37:09 2019 Ismael GarciaTrace Impedance
  767   Sat Jul 20 12:28:14 2019 Stefan RittTrace Impedance
  800   Wed Oct 21 15:03:13 2020 Seiya NozakiTiming diagram of SROUT/SRIN signal to write/read a write shift register
  801   Tue Oct 27 13:37:23 2020 Stefan RittTiming diagram of SROUT/SRIN signal to write/read a write shift register
  802   Tue Oct 27 15:02:09 2020 Seiya NozakiTiming diagram of SROUT/SRIN signal to write/read a write shift register
  803   Tue Oct 27 15:24:38 2020 Stefan RittTiming diagram of SROUT/SRIN signal to write/read a write shift register
  804   Wed Oct 28 04:32:19 2020 Seiya NozakiTiming diagram of SROUT/SRIN signal to write/read a write shift register
  724   Thu Nov 8 11:44:35 2018 Davide DepaoliTiming Issue
  725   Thu Nov 8 11:54:33 2018 Stefan RittTiming Issue
  726   Thu Nov 8 12:02:34 2018 Davide DepaoliTiming Issue
ELOG V3.1.5-3fb85fa6