DRS4 Forum
  DRS4 Discussion Forum, Page 31 of 46  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Authordown Subject Text Attachments
  478   Tue Feb 16 11:55:54 2016 Martin PetriskaSaving histogram data 




  
  505   Wed Apr 6 09:01:28 2016 Martin PetriskaDRS Oscilloscope freezing after a long run  




  
  592   Wed Apr 5 12:40:16 2017 Martin PetriskaDRS4 eval board v4 coincidence firmware changes for triger for short pulsesI would like to implement fpga firmware
changes for DRS4 eval board v4 to put there
posibility for standard coincidence (for
  
  711   Mon Aug 13 19:44:59 2018 Martin PetriskaLatch delay supportHi,

https://forge.physik.rwth-aachen.de/projects/drs4-rwth

Not sure about their licensing,
  
  714   Mon Sep 3 11:17:26 2018 Martin Petriska"Symmetric spikes" fixedHi,

Is it possible to fix it by FPGA
changes?  I see readout cycle (proc_drs_reedout) in
  
  716   Thu Sep 13 18:09:13 2018 Martin Petriska"Symmetric spikes" fixedOk, so I made it ... and Yes it works :), 

https://youtu.be/0noy4CoFoh8 

here is changed part in drs4_eval4_app.vhd
  
  521   Wed May 11 04:01:14 2016 MaksatDRS4 Macro to save eventsDear Stefan,

I am trying to setup DRS inside
radiation enclosure and would like to write
  
  882   Tue Apr 12 10:40:36 2022 LynseyShun Hello, I am Lynsey. now I set A3-A0 to
1001 in ROI mode, but only OUT0 has output,
and the other seven channels(OUT1-OUT7) do
  
  884   Thu Jun 16 05:31:25 2022 LynseyShun Thank you very much for your help!




  
  885   Fri Jun 24 09:57:36 2022 LynseyShunSpikes/noise sensitive to clock settings?Hello, I now have periodic spikes in CH0
and CH1 output. How can I eliminate
these spikes? I'm sorry I didn't
  
  853   Thu Dec 23 03:42:26 2021 LynseyDRS4 request assistanceDear Sir or Madam,

      Good morning,I
am using drs4 chip, and the measured fDTAP
  
  854   Fri Dec 24 03:13:32 2021 LynseyTrouble getting PLL to lockI also design the circuit myself. Our problem
is the same. Can we communicate?

  
  342   Tue May 13 19:34:58 2014 Luka Pavelicdrsosc binary to cern ROOT file conversionHi,

Does anybody have program for conversion
  
  344   Tue May 13 22:03:47 2014 Luka Pavelicdrsosc binary to cern ROOT file conversionThank you for your fast and very helpful
replay.
  
  737   Wed Feb 20 08:03:04 2019 Lev Pavlovmeg?Hey. Strange problem. Why does the compiler
refer there at all? Library installed drsosc
works
  
  739   Wed Feb 20 12:13:44 2019 Lev Pavlovmeg?Great, drs_exam compiles without problems.
Now when you run the compiled file drs_exam
writes board not found, but drsosc and drscl
  
  742   Thu Feb 21 09:51:24 2019 Lev Pavlovno board foundHey. Yes, the program is running as administrator.
By the way, this is win10. Your drs_exam
works fine. My drs_exam compiled wrote no
  
  744   Mon Feb 25 08:40:44 2019 Lev Pavlovno board found 

Hello. When compiling drs_exam,
do you need to use a "static "version
  
  749   Fri Apr 12 09:39:30 2019 Lev Pavlovmulti-board

Good afternoon, I use 5 boards in
multi-mode, everything is connected according
to the instructions. Can I measure the phase
  
  751   Fri Apr 12 09:59:15 2019 Lev Pavlovmulti-board 

I understand this, thanks. But
my Chief does not understand this, he wants
  
ELOG V3.1.5-3fb85fa6