DRS4 Forum
  DRS4 Discussion Forum, Page 39 of 45  Not logged in ELOG logo
 Find |  Login |  Help 
 Full | Summary | Threaded  Show only new entries   891 Entries 
Goto page Previous  1, 2, 3 ... 38, 39, 40 ... 43, 44, 45   Next  
ID Date Author Subject Text Attachments
  139   Mon Dec 12 16:43:04 2011 Stefan RittDC coupled DRS4 input stageIn the attachement you will find a working
DC-coupled input stage to the DRS4 chip.
The bandwidth of this design is about 700		  DRS4_front_end_DC.pdf 
  138   Fri Dec 9 17:45:48 2011 Michael BükerFixes to DOScreen.cpp for recent built on linux> I was just building version 3.1.0 and ran
into some problems in DOScreen.cpp.  Basically
the conversions from 		  
  137   Tue Nov 1 11:07:02 2011 Stefan RittHow to link PMT

    

       
            		   
  136   Mon Oct 31 09:15:02 2011 Zhongwei DuHow to link PMTI want to measure the signal from PMT .
But it is a current signal, should i just
put a series resistance, or use a amplifier		   
  135   Mon Oct 24 10:30:15 2011 Stefan RittPhase Shift for ADC Readout

    

       
            		   
  134   Sun Oct 23 23:32:28 2011 Hao HuanPhase Shift for ADC ReadoutDear Dr. Ritt,
    In the DRS 4 datasheet
it is recommended to sample the analog output		   
  133   Sat Oct 22 00:40:02 2011 Stefan RittDRS4 eval board: readout rate

    

       
            		   
  132   Sat Oct 15 04:45:25 2011 Aurelien BouvierDRS4 eval board: readout rateHi,
Our setup uses a DRS4 evaluation
board (version 2.0).		   
  131   Mon Sep 19 08:53:22 2011 Stefan Rittcompilation error for version 4.0.0 on linux

    

       
            		   
  130   Fri Sep 16 22:06:07 2011 Andriy Zatserklyaniycompilation error for version 4.0.0 on linuxHi Stefan,
When I compiled DRS4 software version
4.0.0 on Linux (Debian Squeeze) I got this		   
  129   Fri Sep 9 09:31:33 2011 Stefan RittDRS4 and AD9222

    

       
            		   
  128   Fri Sep 9 09:28:57 2011 Guillaume BlanchardDRS4 and AD9222Thank you for your
answers,		   
  127   Wed Sep 7 17:28:25 2011 Hannes FriederichDRS4 and AD9222

    

       
            		   
  126   Wed Sep 7 16:56:43 2011 Stefan RittDRS4 and AD9222

    

       
            		   
  125   Wed Sep 7 16:45:17 2011 Guillaume BlanchardDRS4 and AD9222

Normal
0
21


false
false
false



  
  124   Wed Jul 13 04:26:52 2011 Stefan RittFixed Patter Timing Jitter

    

       
            		   
  123   Tue Jul 12 09:49:08 2011 Jinhong WangFixed Patter Timing Jitter

    

       
            		  131MHz.jpg 
  122   Tue Jul 5 10:09:43 2011 Stefan RittFixed Patter Timing Jitter

    

       
            		  nonlinearity.png 
  121   Mon Jul 4 05:06:00 2011 Jinhong WangFixed Patter Timing Jitter

    

       
            		  hist_stoppos.jpg 
  120   Thu Jun 2 21:01:29 2011 Stefan RittRemoving spikes

    

       
            		   
Goto page Previous  1, 2, 3 ... 38, 39, 40 ... 43, 44, 45   Next  
ELOG V3.1.5-3fb85fa6