 Fri Apr 9 17:14:45 2010, Hao Huan, Baseline Variation In Data
|
Hi Stefan,
when I sample a constant input with the DRS 4 chip, there was a baseline variation showing up as a saw-tooth pattern which grows
with the absolute value of the differential input. Do you think this is the kind of baseline variation mentioned in the evaluation board manual, i.e. coming |
 Tue Apr 13 13:56:07 2010, Stefan Ritt, Baseline Variation In Data
|
Hao Huan wrote:
Hi Stefan, |
|
Mon Oct 19 09:06:43 2009, Jinhong Wang, BIAS Pin of DRS4
|
Dear Mr. Stefan Ritt.
Thank u for your timely response on "DSR4 Full Readout Mode", I received it from Professor
Qi An, who is my PhD supervisor. |
|
Mon Oct 19 09:13:00 2009, Stefan Ritt, BIAS Pin of DRS4
|
Jinhong Wang wrote:
Dear Mr. Stefan Ritt. |
|
Thu Nov 16 02:55:44 2017, Diego Yankelevich, Averaging capabilities
|
The Display window in the Oscilloscope software shows averaging capabilites but I have not been able to activate these. Is it possible to activate averaging
with the existing oscilloscope software? Thanks |
|
Wed Nov 22 14:52:31 2017, Stefan Ritt, Averaging capabilities
|
This feature is not yet implemented. The (disabled) software swtich is more like a kind of a reminder to myself to work on that one day...
Diego
Yankelevich wrote:
The Display window in the Oscilloscope software shows averaging |
|
Mon Dec 3 08:32:28 2012, Gyuhee Kim, Another question about using multi boards.
|
Hi.
I asked about using multi boards some days ago, and I got answer to use external trigger. (Thanks Stefan!) |
|
Mon Dec 3 09:18:09 2012, Stefan Ritt, Another question about using multi boards.
|
Gyuhee Kim wrote:
Hi. |
|
Mon Dec 3 11:40:35 2012, Gyuhee Kim, Another question about using multi boards.
|
Stefan Ritt wrote:
|
Wed Jan 15 14:20:51 2014, Stefan Ritt, Announcement of new Evaluation Board V5 
|
Dear DRS community,
starting from this year, we ship the new evaluation board V5. This board has an improved internal timing calibration, with which one can measure
the time with a precision down to a few ps. Following picture shows the time between two pulses, obtained with a function generator, a passive split and |
|
Tue Feb 18 14:12:37 2014, Stefan Ritt, Announcement of new Evaluation Board V5
|
Stefan Ritt wrote:
Dear DRS community, |
|
Mon Jun 9 12:03:26 2014, Osip Lishilin, Announcement of new Evaluation Board V5
|
Stefan Ritt wrote:
Hardware scalers for all four channels and the trigger working up to 200 MHz. With the trigger scaler |
|
Wed Jun 11 11:13:50 2014, Stefan Ritt, Announcement of new Evaluation Board V5
|
Osip Lishilin wrote:
|
|
Mon Jun 16 15:35:59 2014, Osip Lishilin, Announcement of new Evaluation Board V5
|
Stefan Ritt wrote:
|
|
Mon Jul 12 16:07:37 2010, Stefan Ritt, Announcement evaluation board V3
|
Dear DRS4 users,
a new version of the evaluation board has been designed and is in production now. The main difference is that it uses active input amplifiers,
which result in an analog bandwidth of 700 MHz (as compared with the 220 MHz of the previous board) at moderate power consumption, so the board can still |
|
Fri Feb 25 10:13:51 2011, Stefan Ritt, Announcement digital pulse processing workshop
|
Dear colleague,
if you live not so far from Zurich, you might be interested in this workshop:
http://www.xtronix.ch/hep/psi_workshop.htm |
|
Mon Apr 27 15:09:49 2009, Stefan Ritt, Amplitude and Timing calibration for DRS4 Evaluation Board
|
This is a quick notification to all users of the current DRS4 evaluation board.
As you all know, the DRS4 chip needs some calibration for each individual cell which corrects the offset and the non-equidistant width in time.
While the first evaluation boards have been shipped without this calibration, the current version of the software implements a full amplitude and timing |
|
Sat Jan 28 14:11:58 2017, Danny Petschke, AND trigger problems
|
Dear Stefan,
I have 2 identical pulses as a splittet signal with an amplitude of 300mV. Range is -0.5-0.5V, 5.12GSamp using the Evaluation-Board. Both signals
are triggered in AND logic. One of the signals is delayed by a fixed value of 1-50ns for testing. On increasing the trigger Level from 10% to 50% of amplitude |
|
Mon Jan 30 16:37:33 2017, Stefan Ritt, AND trigger problems
|
In the evaluation board we use an ADCMP601 comparator, which has a setup and hold time of 4.6 ns. So a pulse which exceeds the threshold for less than
4.6 ns will not trigger the board. If you AND two signals together, an additional constraint might apply on the coincidence pulse. This is processed in
the FPGA, but once it becomes too short, it won't trigger the board as well. I never made a real measurement of that, but I would not be suprised if |
|
Thu Jun 8 14:26:23 2017, Rebecca Schmitz, AND Trigger problems with 2-3 channels
|
Hello,
I work with the DRS4 Evaluation Board V5 and I have a problem with the software.
I have a problem with |