DRS4 Forum
  DRS4 Discussion Forum, Page 4 of 46  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Author Subjectdown Text
  768   Mon Aug 19 23:01:22 2019 Bill Ashmanskasshould one deassert DENABLE while writing the write-shift register?
  769   Tue Aug 20 10:44:45 2019 Stefan Rittshould one deassert DENABLE while writing the write-shift register?
  770   Tue Aug 20 16:05:21 2019 Bill Ashmanskasshould one deassert DENABLE while writing the write-shift register?
  514   Wed Apr 27 08:14:14 2016 Toshihiro Nonakaserial number problem
  515   Wed Apr 27 09:04:01 2016 Stefan Rittserial number problem
  516   Wed Apr 27 09:51:37 2016 Toshihiro Nonakaserial number problem
  313   Tue Nov 26 15:36:39 2013 Dmitry Hitsreducing sampling speed
  314   Tue Nov 26 15:38:13 2013 Stefan Rittreducing sampling speed
  827   Tue May 4 21:18:28 2021 Abaz Kryemadhirecording only timestamp and amplitude and/or filesize maximum
  828   Wed May 5 10:12:44 2021 Stefan Rittrecording only timestamp and amplitude and/or filesize maximum
  526   Wed Jun 1 22:29:01 2016 Dominik Neiseproblems when stop cell >= 767 ??
  527   Wed Jun 1 23:16:01 2016 Stefan Rittproblems when stop cell >= 767 ??
  528   Sun Jun 12 08:45:52 2016 Michaelproblems of DRS4
  Draft   Sun Jun 12 08:49:54 2016 Michaelproblems of DRS4
  530   Wed Jun 15 14:49:00 2016 Stefan Rittproblems of DRS4
  653   Thu Jan 25 05:24:05 2018 chen wenjunproblem with the drscl(drs507)
  655   Thu Jan 25 08:00:16 2018 Stefan Rittproblem with the drscl(drs507)
  656   Thu Jan 25 08:07:32 2018 chen wenjunproblem with the drscl(drs507)
  19   Mon Oct 19 11:26:29 2009 Jinhong Wangoutput common mode voltage of DRS4
  20   Mon Oct 19 12:46:12 2009 Stefan Rittoutput common mode voltage of DRS4
ELOG V3.1.5-3fb85fa6