DRS4 Forum
  DRS4 Discussion Forum, Page 8 of 46  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Authordown Subject Text
  52   Thu Mar 11 11:45:52 2010 Stefan RittReadout of DRS Data
  54   Fri Mar 12 08:04:44 2010 Stefan RittInput Bandwidth of the DRS Chip
  56   Thu Mar 18 22:10:41 2010 Stefan RittSerial Interface Frequency of the DRS Chip
  58   Mon Mar 22 09:12:19 2010 Stefan RittPLL Loop Filter Configuration
  64   Tue Apr 13 13:12:43 2010 Stefan Rittevaluation board used like a counter
  65   Tue Apr 13 13:56:07 2010 Stefan RittBaseline Variation In Data
  66   Tue Apr 13 14:15:16 2010 Stefan RittSimple example application to read a DRS evaluation board
  67   Wed Apr 14 16:34:28 2010 Stefan Rittversion 1.2 evaluation board with firmware 13279?
  68   Thu Apr 15 13:48:40 2010 Stefan RittROFS Configuration
  70   Mon May 3 11:09:12 2010 Stefan RittDRS4 chip model
  72   Mon May 3 17:10:29 2010 Stefan RittDRS4 chip model
  74   Tue May 4 11:26:21 2010 Stefan RittDRS4 chip model
  77   Thu May 6 08:15:39 2010 Stefan RittRandom noise spec in datasheet
  79   Wed May 12 16:26:12 2010 Stefan RittDRS4 chip model
  81   Fri May 14 08:40:14 2010 Stefan RittDVDD Problem of DRS 4
  83   Tue May 18 08:23:07 2010 Stefan RittDVDD Problem of DRS 4
  84   Tue May 18 09:24:02 2010 Stefan RittReference design for DRS4 active input buffer
  86   Wed May 19 09:16:02 2010 Stefan RittDVDD Problem of DRS 4
  88   Tue Jun 1 13:36:18 2010 Stefan RittHigh Frequency Input for DRS
  92   Fri Jun 18 11:45:18 2010 Stefan RittDVDD Problem of DRS 4
ELOG V3.1.5-3fb85fa6