DRS4 Forum
  DRS4 Discussion Forum, Page 9 of 46  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Authordown Subject Text
  95   Tue Jun 22 11:02:30 2010 Stefan RittReset of DRS4
  97   Tue Jun 22 11:35:18 2010 Stefan RittReset of DRS4
  99   Mon Jul 12 16:07:37 2010 Stefan RittAnnouncement evaluation board V3
  105   Mon Jul 19 12:47:17 2010 Stefan RittFixed Patter Timing Jitter
  107   Wed Jul 21 10:58:20 2010 Stefan Ritt ENOB of DRS
  111   Tue Nov 16 16:38:06 2010 Stefan RittReference design for DRS4 active input buffer
  113   Sat Feb 19 22:46:35 2011 Stefan Ritthow to synchronize Sampling frequency of two evaluation boards
  114   Mon Feb 21 08:10:31 2011 Stefan Ritthow to synchronize Sampling frequency of two evaluation boards
  116   Fri Feb 25 10:13:51 2011 Stefan RittAnnouncement digital pulse processing workshop
  118   Fri Apr 15 08:28:54 2011 Stefan RittFixes to DOScreen.cpp for recent built on linux
  120   Thu Jun 2 21:01:29 2011 Stefan RittRemoving spikes
  122   Tue Jul 5 10:09:43 2011 Stefan RittFixed Patter Timing Jitter
  124   Wed Jul 13 04:26:52 2011 Stefan RittFixed Patter Timing Jitter
  126   Wed Sep 7 16:56:43 2011 Stefan RittDRS4 and AD9222
  129   Fri Sep 9 09:31:33 2011 Stefan RittDRS4 and AD9222
  131   Mon Sep 19 08:53:22 2011 Stefan Rittcompilation error for version 4.0.0 on linux
  133   Sat Oct 22 00:40:02 2011 Stefan RittDRS4 eval board: readout rate
  135   Mon Oct 24 10:30:15 2011 Stefan RittPhase Shift for ADC Readout
  137   Tue Nov 1 11:07:02 2011 Stefan RittHow to link PMT
  139   Mon Dec 12 16:43:04 2011 Stefan RittDC coupled DRS4 input stage
ELOG V3.1.5-3fb85fa6