DRS4 Forum
  DRS4 Discussion Forum, Page 9 of 45  Not logged in ELOG logo
 Find |  Login |  Help 
 Full | Summary | Threaded  Show only new entries   889 Entries 
Goto page Previous  1, 2, 3 ... 8, 9, 10 ... 43, 44, 45   Next  
ID Date Authordown Subject Text Attachments
  95   Tue Jun 22 11:02:30 2010 Stefan RittReset of DRS4

    

       
            		   
  97   Tue Jun 22 11:35:18 2010 Stefan RittReset of DRS4

    

       
            		   
  99   Mon Jul 12 16:07:37 2010 Stefan RittAnnouncement evaluation board V3Dear DRS4 users,
a new version of the evaluation board
has been designed and is in production now.		  eval3.png 
  105   Mon Jul 19 12:47:17 2010 Stefan RittFixed Patter Timing Jitter

    

       
            		  Capture.png 
  107   Wed Jul 21 10:58:20 2010 Stefan Ritt ENOB of DRS

    

       
            		   
  111   Tue Nov 16 16:38:06 2010 Stefan RittReference design for DRS4 active input buffer

    

       
            		   
  113   Sat Feb 19 22:46:35 2011 Stefan Ritthow to synchronize Sampling frequency of two evaluation boards

    

       
            		   
  114   Mon Feb 21 08:10:31 2011 Stefan Ritthow to synchronize Sampling frequency of two evaluation boards

    

       
            		   
  116   Fri Feb 25 10:13:51 2011 Stefan RittAnnouncement digital pulse processing workshopDear colleague,
if you live not so far from Zurich,
you might be interested in this workshop:		   
  118   Fri Apr 15 08:28:54 2011 Stefan RittFixes to DOScreen.cpp for recent built on linux> Hello,
> 
> I was just building version 3.1.0 and ran		   
  120   Thu Jun 2 21:01:29 2011 Stefan RittRemoving spikes

    

       
            		   
  122   Tue Jul 5 10:09:43 2011 Stefan RittFixed Patter Timing Jitter

    

       
            		  nonlinearity.png 
  124   Wed Jul 13 04:26:52 2011 Stefan RittFixed Patter Timing Jitter

    

       
            		   
  126   Wed Sep 7 16:56:43 2011 Stefan RittDRS4 and AD9222

    

       
            		   
  129   Fri Sep 9 09:31:33 2011 Stefan RittDRS4 and AD9222

    

       
            		   
  131   Mon Sep 19 08:53:22 2011 Stefan Rittcompilation error for version 4.0.0 on linux

    

       
            		   
  133   Sat Oct 22 00:40:02 2011 Stefan RittDRS4 eval board: readout rate

    

       
            		   
  135   Mon Oct 24 10:30:15 2011 Stefan RittPhase Shift for ADC Readout

    

       
            		   
  137   Tue Nov 1 11:07:02 2011 Stefan RittHow to link PMT

    

       
            		   
  139   Mon Dec 12 16:43:04 2011 Stefan RittDC coupled DRS4 input stageIn the attachement you will find a working
DC-coupled input stage to the DRS4 chip.
The bandwidth of this design is about 700		  DRS4_front_end_DC.pdf 
Goto page Previous  1, 2, 3 ... 8, 9, 10 ... 43, 44, 45   Next  
ELOG V3.1.5-2eba886