 Tue Feb 16 11:55:54 2016, Martin Petriska, Saving histogram data
|
Robert
Adams wrote:
I would really love to be able to save histogram data, though I have |
|
Wed Apr 6 09:01:28 2016, Martin Petriska, DRS Oscilloscope freezing after a long run
|
Stefan
Ritt wrote:
I tried this night to run the board at a 10 Hz rate with an external |
 Wed Apr 5 12:40:16 2017, Martin Petriska, DRS4 eval board v4 coincidence firmware changes for triger for short pulses
|
I would like to implement fpga firmware changes for DRS4 eval board v4 to put there posibility for standard coincidence (for example to get triger
on two short (5ns pulses from Plastic scintilator) in 100ns coincidence window), Similar but more complex was done for eval v.5 boards ( https://forge.physik.rwth-aachen.de/projects/drs4-rwth
) Im beginner in state of FPGA design, but hope it will be not so dificult to implement same functionality in eval4 board. Is there any SVN server |
|
Mon Aug 13 19:44:59 2018, Martin Petriska, Latch delay support
|
Hi,
https://forge.physik.rwth-aachen.de/projects/drs4-rwth
Not sure about their licensing, but is it possible to add latch delay support to official firmware ? |
|
Mon Sep 3 11:17:26 2018, Martin Petriska, "Symmetric spikes" fixed
|
Hi,
Is it possible to fix it by FPGA changes? I see readout cycle (proc_drs_reedout) in drs4_eval(4)5_app.vhd, but not sure where to exactly
put this three commands. Could you please attach app.vhd file for eval board with example how to fix ? |
|
Thu Sep 13 18:09:13 2018, Martin Petriska, "Symmetric spikes" fixed
|
Ok, so I made it ... and Yes it works :),
https://youtu.be/0noy4CoFoh8
here is changed part in drs4_eval4_app.vhd |
|
Wed May 11 04:01:14 2016, Maksat, DRS4 Macro to save events
|
Dear Stefan,
I am trying to setup DRS inside radiation enclosure and would like to write a simple script that will automatically save certain number of events.
Could you please point to me an example that can I use for Mac OS? I saw there is drs_exam.cpp in the directory but was not able to get work |
|
Tue Apr 12 10:40:36 2022, LynseyShun,
|
Hello, I am Lynsey. now I set A3-A0 to 1001 in ROI mode, but only OUT0 has output, and the other seven channels(OUT1-OUT7) do not output corresponding
waveforms.
In ROI mode, can OUT0-OUT7 output sampled waveforms at the same time? |
|
Thu Jun 16 05:31:25 2022, LynseyShun,
|
Thank you very much for your help!
Stefan
Ritt wrote:
A3-A0 = 1001 should be all you need to activate OUT0-OUT7. It works |
|
Fri Jun 24 09:57:36 2022, LynseyShun, Spikes/noise sensitive to clock settings?
|
Hello, I now have periodic spikes in CH0 and CH1 output. How can I eliminate these spikes? I'm sorry I didn't understand your elimination
method. Please explain the method in detail. Thank you very much
Stefan |
|
Thu Dec 23 03:42:26 2021, Lynsey, DRS4 request assistance
|
Dear Sir or Madam,
Good morning，I am using drs4 chip, and the measured fDTAP == 1/350ns, that is, fDOMINO == 1 / 350ns * 2048 == 5.8GHz.
I have three questions: |
|
Fri Dec 24 03:13:32 2021, Lynsey, Trouble getting PLL to lock
|
I also design the circuit myself. Our problem is the same. Can we communicate？
Stefan
Ritt wrote:
I guess you mean "1 MHz clock at REFCLK+", and not CLKIN, |
|
Tue May 13 19:34:58 2014, Luka Pavelic, drsosc binary to cern ROOT file conversion
|
Hi,
Does anybody have program for conversion from binary or xml to cern ROOT *.root file? |
|
Tue May 13 22:03:47 2014, Luka Pavelic, drsosc binary to cern ROOT file conversion
|
Thank you for your fast and very helpful replay.
I made it work with drsosc version 4 but with version 5 i am getting weird results. Is it possible that they changed binary formatting? |
|
Wed Feb 20 08:03:04 2019, Lev Pavlov, meg?
|
Hey. Strange problem. Why does the compiler refer there at all? Library installed drsosc works
LINK : fatal error LNK1104: cannot open file "C:\meg\online\drivers\drs\libusb-1.0\libusb-1.0.lib" |
|
Wed Feb 20 12:13:44 2019, Lev Pavlov, meg?
|
Great, drs_exam compiles without problems. Now when you run the compiled file drs_exam writes board not found, but drsosc and drscl work without problems.
What could possibly be the matter?
thanks for your patience |
|
Thu Feb 21 09:51:24 2019, Lev Pavlov, no board found
|
Hey. Yes, the program is running as administrator. By the way, this is win10. Your drs_exam works fine. My drs_exam compiled wrote no board found. Maybe
this is a problem like in the post https://elog.psi.ch/elogs/DRS4+Forum/698. Maybe there were solutions to the problems?
Thank You |
|
Mon Feb 25 08:40:44 2019, Lev Pavlov, no board found
|
Hello. When compiling drs_exam, do you need to use a "static "version of usblib or a "dynamic" version?"The problem
with "no board found" is not solved. Thanks for your help. |
|
Fri Apr 12 09:39:30 2019, Lev Pavlov, multi-board
|
Good afternoon, I use 5 boards in multi-mode, everything is connected according to the instructions. Can I measure the phase difference between
the two signals on channel 1 and channel 20? with each board the phase shift is added +16 ns I can not figure out how to compensate for this. give thanks |
|
Fri Apr 12 09:59:15 2019, Lev Pavlov, multi-board
|
I understand this, thanks. But my Chief does not understand this, he wants to see the phase difference without “crutches”. And what
is meant in the manual 50 ps resolution? Maybe I just do not understand something? And if you submit a reference signal not in the mode of a garland, but |