DRS4 Forum
  DRS4 Discussion Forum, Page 42 of 46  Not logged in ELOG logo
 Find |  Login |  Help 
New entries since:Thu Jan 1 01:00:00 1970
 Full | Summary | Threaded  Show all entries   906 Entries 
Goto page Previous  1, 2, 3 ... 41, 42, 43, 44, 45, 46   Next  
ID Date Author Subject Text Attachments
  86   Wed May 19 09:16:02 2010 Stefan RittDVDD Problem of DRS 4

    

       
            		   
  85   Wed May 19 02:24:12 2010 Hao HuanDVDD Problem of DRS 4


   
        
            		   
  84   Tue May 18 09:24:02 2010 Stefan RittReference design for DRS4 active input bufferThe design of high frequency differential
input stages with the DRS4 is a challenge,
since the chip draws quite some current at		  ac.pngac_bw.pngdc.pngdc_bw.pngDRS4_ft_V3.jpg 
  83   Tue May 18 08:23:07 2010 Stefan RittDVDD Problem of DRS 4

    

       
            		   
  82   Tue May 18 01:47:59 2010 Hao HuanDVDD Problem of DRS 4


   
        
            		   
  81   Fri May 14 08:40:14 2010 Stefan RittDVDD Problem of DRS 4

    

       
            		   
  80   Thu May 13 19:14:27 2010 Hao HuanDVDD Problem of DRS 4Hi Stefan,
    on our board some
DRS chips draw a lot of current through DVDD		   
  79   Wed May 12 16:26:12 2010 Stefan RittDRS4 chip model

    

       
            		   
  78   Wed May 12 11:47:39 2010 Jinhong WangDRS4 chip model
  
  77   Thu May 6 08:15:39 2010 Stefan RittRandom noise spec in datasheet

    

       
            		   
  76   Wed May 5 22:30:50 2010 Ignacio Diéguez EstremeraRandom noise spec in datasheetHi,
According to DRS4's datasheet, the
random noise is 0.35mVrms. Is this the input		   
  75   Tue May 4 16:23:16 2010 Ignacio Diéguez EstremeraDRS4 chip model

    
        
  
  74   Tue May 4 11:26:21 2010 Stefan RittDRS4 chip model

    

       
            		  DRS4_S-Parameter.pdf 
  73   Mon May 3 23:21:55 2010 Ignacio Diéguez EstremeraDRS4 chip model

    
        
  
  72   Mon May 3 17:10:29 2010 Stefan RittDRS4 chip model

    

       
            		   
  71   Mon May 3 17:06:02 2010 Ignacio Diéguez EstremeraDRS4 chip model

    
        
  
  70   Mon May 3 11:09:12 2010 Stefan RittDRS4 chip model

    

       
            		   
  69   Sun May 2 18:36:14 2010 Ignacio Diéguez EstremeraDRS4 chip modelHi all,
i'm an electronics engineering student
at UCM (Madrid) working on my master's thesis		   
  68   Thu Apr 15 13:48:40 2010 Stefan RittROFS Configuration

    

       
            		   
  67   Wed Apr 14 16:34:28 2010 Stefan Rittversion 1.2 evaluation board with firmware 13279?

    

       
            		   
Goto page Previous  1, 2, 3 ... 41, 42, 43, 44, 45, 46   Next  
ELOG V3.1.5-3fb85fa6