ELOG DRS4 Forum

DRS4 Discussion Forum, Page 8 of 45

Not logged in

Find | Login | Help

Full | Summary | Threaded

889 Entries

Goto page Previous 1, 2, 3 ... 7, 8, 9 ... 43, 44, 45 Next

ID	Date	Author	Subject	Text
52	Thu Mar 11 11:45:52 2010	Stefan Ritt	Readout of DRS Data
54	Fri Mar 12 08:04:44 2010	Stefan Ritt	Input Bandwidth of the DRS Chip
56	Thu Mar 18 22:10:41 2010	Stefan Ritt	Serial Interface Frequency of the DRS Chip
58	Mon Mar 22 09:12:19 2010	Stefan Ritt	PLL Loop Filter Configuration
64	Tue Apr 13 13:12:43 2010	Stefan Ritt	evaluation board used like a counter
65	Tue Apr 13 13:56:07 2010	Stefan Ritt	Baseline Variation In Data
66	Tue Apr 13 14:15:16 2010	Stefan Ritt	Simple example application to read a DRS evaluation board
67	Wed Apr 14 16:34:28 2010	Stefan Ritt	version 1.2 evaluation board with firmware 13279?
68	Thu Apr 15 13:48:40 2010	Stefan Ritt	ROFS Configuration
70	Mon May 3 11:09:12 2010	Stefan Ritt	DRS4 chip model
72	Mon May 3 17:10:29 2010	Stefan Ritt	DRS4 chip model
74	Tue May 4 11:26:21 2010	Stefan Ritt	DRS4 chip model
77	Thu May 6 08:15:39 2010	Stefan Ritt	Random noise spec in datasheet
79	Wed May 12 16:26:12 2010	Stefan Ritt	DRS4 chip model
81	Fri May 14 08:40:14 2010	Stefan Ritt	DVDD Problem of DRS 4
83	Tue May 18 08:23:07 2010	Stefan Ritt	DVDD Problem of DRS 4
84	Tue May 18 09:24:02 2010	Stefan Ritt	Reference design for DRS4 active input buffer	The design of high frequency differential input stages with the DRS4 is a challenge, since the chip draws quite some current at
86	Wed May 19 09:16:02 2010	Stefan Ritt	DVDD Problem of DRS 4
88	Tue Jun 1 13:36:18 2010	Stefan Ritt	High Frequency Input for DRS
92	Fri Jun 18 11:45:18 2010	Stefan Ritt	DVDD Problem of DRS 4

Goto page Previous 1, 2, 3 ... 7, 8, 9 ... 43, 44, 45 Next