DRS4 Forum
  DRS4 Discussion Forum, Page 7 of 45  Not logged in ELOG logo
 Find |  Login |  Help 
 Full | Summary | Threaded  Show only new entries   889 Entries 
Goto page Previous  1, 2, 3 ... 6, 7, 8 ... 43, 44, 45   Next  
ID Date Authordown Subject Text Attachments
  12   Tue Oct 6 11:20:39 2009 Stefan RittVDD instabilityIt has turned out that the stability of
the AVDD and DVDD power supplies for the
DRS4 are very critical. On the evaluation		  vdd_no_cap.pngvdd_470uf.png 
  13   Wed Oct 7 17:58:20 2009 Stefan RittVDD switch off speedIt turned out that the VDD switch off speed
plays some important role. On our VME board,
we have a linear regulator, then a 4.7 uF		  no_res.png100ohm.png 
  16   Fri Oct 16 10:16:10 2009 Stefan RittDSR4 Full Readout Mode

    

       
            		   
  18   Mon Oct 19 09:13:00 2009 Stefan RittBIAS Pin of DRS4

    

       
            		   
  20   Mon Oct 19 12:46:12 2009 Stefan Rittoutput common mode voltage of DRS4

    

       
            		   
  22   Wed Nov 4 14:42:22 2009 Stefan Rittoutline dimension of DRS4

    

       
            		  qfn76.png 
  24   Tue Dec 15 14:38:09 2009 Stefan RittTrigger of DRS4

    

       
            		   
  26   Mon Dec 21 16:52:08 2009 Stefan RittTrigger of DRS4

    

       
            		   
  28   Tue Dec 22 09:07:27 2009 Stefan RittTrigger of DRS4

    

       
            		   
  30   Mon Jan 11 16:32:21 2010 Stefan Rittnormal_mode_in_drs_exam.cpp

    

       
            		   
  32   Mon Feb 1 08:30:42 2010 Stefan RittFailure In Flashing Xilinx PROM

    

       
            		  DRS.cppDRS.hdrs4_eval1.mcs 
  34   Wed Feb 10 15:35:09 2010 Stefan RittHello

    

       
            		   
  36   Tue Feb 16 09:38:59 2010 Stefan RittProblem reading oscilloscope binary waveform output

    

       
            		   
  38   Sat Feb 20 09:54:48 2010 Stefan RittPLLLCK signal of DRS4


   
        
            		  start_1ghz.png 
  40   Sun Feb 21 13:41:35 2010 Stefan RittReal Time Conference 2010Hello,
may I draw your attention to the
upcoming Real Time Conference 2010, taking		   
  41   Sun Feb 21 13:47:03 2010 Stefan RittPLLLCK signal of DRS4

    

       
            		   
  43   Sun Feb 21 20:33:57 2010 Stefan RittPLLLCK signal of DRS4

    

       
            		   
  45   Wed Mar 3 14:37:40 2010 Stefan RittPLLLCK signal of DRS4

    

       
            		   
  47   Wed Mar 3 17:49:30 2010 Stefan RittInitialization of the Domino Circuit

    

       
            		   
  51   Wed Mar 10 10:07:28 2010 Stefan RittSerial Interface Frequency of the DRS Chip

    

       
            		   
Goto page Previous  1, 2, 3 ... 6, 7, 8 ... 43, 44, 45   Next  
ELOG V3.1.5-fe60aaf