DRS4 Forum
  DRS4 Discussion Forum, Page 38 of 42  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Author Subjectdown Text Attachments
  139   Mon Dec 12 16:43:04 2011 Stefan RittDC coupled DRS4 input stageIn the attachement you will find a working
DC-coupled input stage to the DRS4 chip.
The bandwidth of this design is about 700
 DRS4_front_end_DC.pdf 
  11   Thu Jul 9 09:11:03 2009 Stefan RittCurrent problems with drs_exam.cppThe current version of the DRS readout
example program drs_exam.cpp has two problems:

    The sampling frequency
  
  436   Thu Jul 2 13:20:51 2015 Felix BachmairCreation of Object filesHI,

We are using the DRS4 Board in
the EUDAQ framework [1]. We wrote a a Producer
  
  437   Fri Jul 3 17:13:27 2015 Stefan RittCreation of Object filesHi Felix,

the distribution does not contain
any binaries, since there are too many Linux
  
  438   Mon Jul 6 11:30:56 2015 Felix BachmairCreation of Object filesHi Stefan,

That's fine for me. I thought
it might be interesting for others as well..
  
  439   Mon Jul 6 19:25:27 2015 Stefan RittCreation of Object filesAnyhow it would be nice if you just post
your Makefile here, which runs with the standard
distribution, so people can use it if needed.
  
  440   Tue Jul 7 09:29:21 2015 Felix BachmairCreation of Object filesYes of course no problem.

You can download via github https://github.com/veloxid/DRS4-v5-shared and
 Makefile 
  4   Wed Feb 11 12:21:07 2009 Stefan RittCorrected datasheet Rev. 0.8 Please note the new datasheet Rev.
0.8 available from the DRS web site. It fixes
the label of pin #76, which was AGND but
  
  781   Wed Oct 23 17:56:26 2019 John JendzurskiComputing corrected time from binary data...what is t_0,0?In the equations for computing the corrected
time for channels other than channel 1, does
anyone know what the term t0,0 refers
 Screenshot.png 
  782   Fri Oct 25 16:39:07 2019 Stefan RittComputing corrected time from binary data...what is t_0,0?t0,0 refers to the time of cell #0 of channel
#0. So basically you keep channel 0 fixed,
calculate the difference of each channel's
  
  471   Tue Jan 12 17:57:03 2016 Jack BargemannCompiling DRS-examI am trying to compile drs-exam, but am
getting an error message I do not understand:


1>musbstd.obj
  
  472   Tue Jan 12 21:02:31 2016 Stefan RittCompiling DRS-examI guess you are compiling under MS Windows
??? You probably don't link correctly
to the USB lib. Try to compile the examples
  
  386   Wed Oct 15 10:14:32 2014 Simon WeingartenClock settings in daisy chain DAQHi,
I'm currently working on a little
DAQ system with four DRS evaluation boards.
  
  387   Wed Oct 15 10:52:58 2014 Stefan RittClock settings in daisy chain DAQ

    

       
            
  
  388   Wed Oct 15 11:34:43 2014 Simon WeingartenClock settings in daisy chain DAQ

    

       
            
  
  389   Wed Oct 15 12:15:58 2014 Stefan RittClock settings in daisy chain DAQHere is the full version
of the program with clock daisy-chaining.
Before switching to the external clock, it
 drs_exam_multi.cpp 
  403   Fri Apr 17 10:07:38 2015 Simon WeingartenClock settings in daisy chain DAQHi Stefan,

do you know how these numbers (400ps
and 60ps) scale with the sampling rate? The
  
  404   Mon Apr 20 13:08:24 2015 Stefan RittClock settings in daisy chain DAQThe resolution coming from the sampling
rate goes into these numbers, but just marginally.
At 5 GSPS, you get a few ps reolution, while
  
  222   Wed Feb 27 13:47:32 2013 Georg WinnerChip Test - Cell ErrorWhen starting Chip Test in DRS Command
Line Interface, I receive the following message:
Cell error on channel 1, cell
  
  227   Wed Mar 6 13:08:03 2013 Stefan RittChip Test - Cell Error

    

       
            
  
ELOG V3.1.4-80633ba