DRS4 Forum
  DRS4 Discussion Forum, Page 27 of 46  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
Entry  Wed Nov 25 02:52:35 2015, Chris Thompson, PC software beyond Windows 7 
    Reply  Wed Nov 25 08:20:47 2015, Stefan Ritt, PC software beyond Windows 7 
    Reply  Wed Nov 25 17:36:25 2015, Chris Thompson, PC software beyond Windows 7 Installation_failure_screen.jpg
    Reply  Sat Dec 5 02:39:20 2015, Chris Thompson, PC software beyond Windows 7 
    Reply  Sat Dec 5 03:21:21 2015, Chris Thompson, PC software beyond Windows 7 
    Reply  Tue Jan 12 12:57:46 2016, Stefan Ritt, PC software beyond Windows 7 
Entry  Thu Sep 29 17:26:13 2016, Jacob Hwang, Output Timing Drifting Output_Drifting.jpg
    Reply  Fri Sep 30 17:03:38 2016, Stefan Ritt, Output Timing Drifting 
Entry  Wed Aug 1 00:49:30 2018, Sean Quinn, Optimal readout speed eval51_adc_50ns.png
    Reply  Tue Aug 21 14:36:44 2018, Stefan Ritt, Optimal readout speed 
Entry  Wed Feb 13 16:58:40 2013, Martin Petriska, Nonuniform sampling 
    Reply  Wed Feb 13 17:03:53 2013, Stefan Ritt, Nonuniform sampling 
Entry  Thu Mar 27 15:53:10 2025, Justin Tabbett, Noisy counts with adapted drs_exam.cpp Channel_1_2.pngdrs_exam.cpp
Entry  Thu Apr 28 15:47:53 2016, Stefan Ritt, New software version and binary format 
Entry  Wed Jun 29 09:10:01 2016, Stefan Ritt, Negative input signals 
Entry  Thu Apr 21 22:16:43 2016, Kyle Weinfurther, Negative fCellDT values from GetTimeCalibration() ch5.pngch7.pngch9.png
    Reply  Sat Apr 23 12:33:17 2016, Daniel Stricker-Shaver, Negative fCellDT values from GetTimeCalibration() 
    Reply  Tue Apr 26 09:54:16 2016, Stefan Ritt, Negative fCellDT values from GetTimeCalibration() 
Entry  Thu Jun 28 19:55:45 2018, Woon-Seng Choong, Negative Bin Width bin_width_5gsps.jpgtest5gsps.dat
    Reply  Fri Jun 29 07:51:33 2018, Stefan Ritt, Negative Bin Width 
ELOG V3.1.5-3fb85fa6