DRS4 Forum
  DRS4 Discussion Forum, Page 36 of 46  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Authordown Subject Text
  75   Tue May 4 16:23:16 2010 Ignacio Diéguez EstremeraDRS4 chip model
  76   Wed May 5 22:30:50 2010 Ignacio Diéguez EstremeraRandom noise spec in datasheet
  636   Fri Nov 3 12:11:14 2017 Håkan WennlöfTriggering using AND
  681   Tue May 1 02:00:40 2018 Hyunseong KimDRS4 using drs_exam.cpp to save as binary files
  269   Fri Jul 5 12:46:45 2013 Hermann-Josef MathesMissing methods in drs-4.0.1.tar.gz
  282   Wed Aug 7 15:05:59 2013 Hermann-Josef MathesRepeated time calibration
  284   Wed Aug 7 15:20:33 2013 Hermann-Josef MathesRepeated time calibration
  332   Wed Mar 5 21:54:13 2014 Hermann-Josef MathesSoftware drs-5.0.0 fails to compile (drsosc)
  398   Mon Mar 16 16:07:39 2015 Hermann-Josef MathesRunning 2 instances of a DRS DAQ program
  60   Mon Apr 5 17:50:39 2010 Heejong Kimversion 1.2 evaluation board with firmware 13279?
  61   Mon Apr 5 17:57:41 2010 Heejong KimSimple example application to read a DRS evaluation board
  142   Thu Jan 19 23:26:26 2012 Heejong Kimdrs_exam.cpp for evaluation board version 4
  144   Fri Jan 20 23:50:39 2012 Heejong Kimdrs_exam.cpp for evaluation board version 4
  31   Sun Jan 31 23:52:15 2010 Hao HuanFailure In Flashing Xilinx PROM
  37   Sat Feb 20 01:56:05 2010 Hao HuanPLLLCK signal of DRS4
  39   Sun Feb 21 00:46:01 2010 Hao HuanPLLLCK signal of DRS4
  42   Sun Feb 21 20:27:46 2010 Hao HuanPLLLCK signal of DRS4
  44   Mon Feb 22 17:23:59 2010 Hao HuanPLLLCK signal of DRS4
  46   Wed Mar 3 17:36:31 2010 Hao HuanInitialization of the Domino Circuit
  48   Thu Mar 4 19:14:10 2010 Hao HuanReadout of DRS Data
ELOG V3.1.5-3fb85fa6