DRS4 Forum
  DRS4 Discussion Forum, Page 5 of 15  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
   +  Reply  Mon Apr 22 15:52:53 2013, Stefan Ritt, effect of jitter/alignment between SRCLK and ADC clock adc_phase.jpg
   +  Reply  Sat May 25 12:45:46 2013, Enrico Conti, mac osx 10.6 
   +  Reply  Sat May 25 21:03:22 2013, Stefan Ritt, DRS4- analog pulse counting 
   +  Reply  Sat Jul 6 06:10:38 2013, Stefan Ritt, Missing methods in drs-4.0.1.tar.gz 
   +  Reply  Tue Jul 9 14:00:49 2013, Dmitry Hits, cannot save in binary format 
   +  Reply  Thu Jul 25 01:31:29 2013, Andrey Kuznetsov, Evaluation Board Behavior 
   +  Reply  Mon Aug 12 22:18:39 2013, Stefan Ritt, add an average ability to the Scope 
   +  Reply  Mon Sep 23 09:51:48 2013, Andrzej Rychter, Sampling Frequency: DRS4 eval board 
Entry  Mon Oct 21 14:43:21 2013, Stephane Debieux, DRS4 analog outputs - interfacing DRS4 to AD9222 ADC 
   +  Reply  Wed Nov 6 16:35:42 2013, Stefan Ritt,  
   +  Reply  Mon Nov 18 11:20:15 2013, Dmitry Hits, flickering screen for drsosc 
   +  Reply  Wed Nov 20 08:16:10 2013, Stefan Ritt, DRSOsc at Mac OS X Mavericks 
   +  Reply  Thu Nov 21 14:45:56 2013, Stefan Ritt, Cascading of channels  
   +  Reply  Tue Nov 26 15:38:13 2013, Stefan Ritt, reducing sampling speed 
   +  Reply  Tue Dec 10 14:54:46 2013, Stefan Ritt, measurement range 
   +  Reply  Fri Dec 13 11:37:58 2013, Stefan Ritt, input protection in DRS4 evaluation board 
   +  Reply  Tue Dec 17 08:45:32 2013, Stefan Ritt, synchronisation of readouts of two boards for offline analysis 
   +  Reply  Thu Jan 9 11:02:46 2014, Stefan Ritt, v5 software with v4 board calibration 
   +  Reply  Wed Jan 15 15:48:55 2014, Stefan Ritt, USB connection stops 
   +  Reply  Wed Jan 15 17:11:14 2014, Stefan Ritt, Some bug fixes and questions 
ELOG V3.1.4-bcd7b50