DRS4 Forum
  DRS4 Discussion Forum, Page 9 of 15  Not logged in ELOG logo
   +  Reply  Wed Jun 3 09:07:38 2015, Stefan Ritt, Peculiar behavior of time values for Rev5 DRS4 EB 
   +  Reply  Wed May 13 16:25:24 2015, Stefan Ritt, transparent-mode voltage 
   +  Reply  Wed May 13 08:19:53 2015, Stefan Ritt, Getting Trigger Source 
Entry  Wed May 13 01:07:36 2015, Cosmin Deaconu, DRS4 Evaluation Board + Powered USB Hub 
   +  Reply  Tue Apr 21 13:06:39 2015, Stefan Ritt, DRS4 Evaluation Board Baseline/Voltage Calibration  
   +  Reply  Tue Apr 21 12:01:45 2015, Stefan Ritt, DRSBoard::SetTriggerSource 
   +  Reply  Mon Apr 20 13:08:24 2015, Stefan Ritt, Clock settings in daisy chain DAQ 
   +  Reply  Thu Mar 19 07:37:52 2015, Daniel Stricker-Shaver, Running 2 instances of a DRS DAQ program 
Entry  Fri Feb 13 10:12:16 2015, Andrzej Grzeszczuk, drs4 and root 
   +  Reply  Fri Jan 16 14:12:19 2015, Stefan Ritt, Mac OSX Yosemite 10.10 
   +  Reply  Tue Nov 25 14:06:34 2014, Stefan Ritt, Raspberry Pi drsosc does not exit properly 
Entry  Sun Oct 19 14:36:54 2014, Chris Tully, coverting the xml file format into binary 
   +  Reply  Thu Oct 16 16:16:12 2014, Stefan Ritt, binary files time calibration header in drs-5.0.2 
   +  Reply  Thu Oct 16 16:15:16 2014, Stefan Ritt, binary files with more than 4 drs board ver. 5.0.2 
   +  Reply  Tue Oct 14 16:51:37 2014, Stephane Debieux, USB Microcontroller firmware 
   +  Reply  Mon Sep 22 15:04:37 2014, Stefan Ritt, Timing Calibration Fail 
   +  Reply  Mon Sep 22 14:52:21 2014, Stefan Ritt, compilation error for v5.0.2 
   +  Reply  Fri Sep 12 13:41:43 2014, Stefan Ritt, synchronizing two DRS4 evaluation boards readout with one computer 
   +  Reply  Tue Aug 26 12:32:21 2014, Stefan Ritt, 10GSps on DRS4 Evm with delay cables 
   +  Reply  Wed Jul 30 17:05:38 2014, Stefan Ritt, drsosc binary to cern ROOT file conversion 
ELOG V3.1.5-fe60aaf