Tue May 26 11:10:27 2020, xggg, Domino wave
|
Hi Stefan,
According to the datasheet DRS_rev09, the write signal is always 16 cells wide. So when the domino wave runs in infinite mode and be stopped
by setting DENABLE low , there are always 16 cells capicitors tracking the input signal . It means that the effective sample cells is 1024-16=1008? That's |
Tue May 26 12:44:16 2020, Stefan Ritt, Domino wave
|
Look at the attached picture. For simplicity, only 4 cells are open and tracking the input signal. Time is flowing from top to bottom. So initially,
a train of 4 cells is open. When it's stopped, the train stops not immediately, but kind of "runs against a wall" at the stop cell. So each
cell is open for four time ticks effectively, and you can use all 1024 cells. |
Fri Jun 16 17:34:20 2017, Laura Gonella, Driver installation on Windows 10
|
Hello,
I am trying to get a DRS4 board to run on Windows 10. I am having problems with the driver installation. I am getting the follwoing message
"There is no driver selected for the device information set or element" |
Thu Jul 20 13:00:44 2017, Volodymyr Rodin, Driver installation on Windows 10
|
Dear Laura
You need to disable driver signature enforcement. Then try again with path option.
It helped me. |
Wed Dec 23 15:38:14 2015, mony orbach, Dtap stops toggling after 40msec
|
Hi
the drs4 start to generate Dtap signal after reset and standard configuration.
while in reset Denable and Dwrite are low |
Wed Dec 23 15:48:42 2015, Stefan Ritt, Dtap stops toggling after 40msec
|
No idea what you do wrong. I need to see oscilloscope traces for all your inputs and voltages. What is your REFCLK input?
mony
orbach wrote:
Hi |
Thu Dec 24 10:51:31 2015, mony orbach, Dtap stops toggling after 40msec
|
my refclk is 1.25Mhz
what are the inputs and voltage you need to see?
Avdd and Dvdd are 2.5v |
Thu Dec 24 12:45:41 2015, Stefan Ritt, Dtap stops toggling after 40msec
|
I want to see the trace on the scope for the DTAP, the REFCLK, the DENABLE and the DWRITE.
Probably (but it's just a guess), you have a problem with the soldering of the DRS chip, maybe to the PLL loop filter. Or you chose the wrong
capacitor/resistor combination for the loop filter. There are ~10 other groupsl who did the same and it works for all of them, so there must be a problem |
Sun Dec 27 15:06:59 2015, mony orbach, Dtap stops toggling after 40msec
|
Hi
We have some meesurs to show (attached)
Dtap and Denable
Dtap+Denable in zoom
Dtap + Ref+
Dtap + Dspeed
From the screen shots |
Sun Dec 27 15:41:32 2015, mony orbach, Dtap stops toggling after 40msec
|
Hi
We have some measures to show (attached)
Dtap and Denable
Dtap+Denable in zoom
Dtap + Refck+
Dtap + Dspeed
From the screen |
Mon Dec 28 11:05:15 2015, Stefan Ritt, Dtap stops toggling after 40msec
|
Thanks for posting the plots. It really looks like the PLL is not working. I see two possible reasons: 1) The PLLEN bit in the configuration register
is not set and 2) The REFCLK signal does not reach the chip. We had cases whrere people had a hard time to solder the DRS4 correctly due to the small pins.
So if the REFCLK+ and REFCLK- signals have a poor connection, then the PLL of course won't work. Putting some more tin at the pins manually usually |
Mon Dec 28 11:21:54 2015, mony orbach, Dtap stops toggling after 40msec
|
Hi Stefan
Thanks for your input.
We are in the process of assemble another PCB board. |
Wed Dec 30 16:25:35 2015, mony orbach, Dtap stops toggling after 40msec
|
Hi
We have resolve the problem, the Dtap is now working correctly.
There were two problems: |
Wed Dec 30 17:00:00 2015, Stefan Ritt, Dtap stops toggling after 40msec
|
While I can understand 1., I'm puzzeled by 2.
If you put the chip in standby mode, the internal current sources are switched off, which of course make the domino wave non-functional. This
is clearly stated in the data sheet. |
Thu Jan 14 14:00:26 2016, mony orbach, Dtap stops toggling after 40msec
|
surrey i forgot to update..
after carefully examining our VHDL we found out that there are brief times that we put A0-A3 in 1111
after making shore that a0-a3 never get 1111 value thae drs4 woks as expected. |
Thu Jan 14 14:11:06 2016, Stefan Ritt, Dtap stops toggling after 40msec
|
Thanks for the update, I will add a note into the data sheet.
mony
orbach wrote:
surrey i forgot to update.. |
Sat Aug 29 22:00:30 2020, Hans Steiger, Dynamic Range Evaluation Board and Software
|
Dear Evaluation Board Team,
currently I am facing the problem of digitizing pulses with an amplitude of -0.6V to -0.8V. As the dynamic range of the board is 1Vpp, this should |
Mon Aug 31 10:52:42 2020, Stefan Ritt, Dynamic Range Evaluation Board and Software
|
You cannot go below -0.5V for the inputs, since the board does not have an internal negative power supply, which would be necessary for that. If you
have -0.8V pulses, the easiest is to use a passive inverter at the input to convert it to a 0.8V pulse.
Stefan |
Thu Dec 6 09:23:36 2012, Martin Petriska, EVM rev4 board trigger change and drs_example
|
I switched from rev 3 to rev 4 board, but have some problems with triggering, board is now waiting for trigger (rev.3 is working). How to do in
drs_exam.cpp for example triggering on Ch0 && CH1 ?
Software 4.0.0, windows version. |
Fri Dec 14 21:49:29 2012, Stefan Ritt, EVM rev4 board trigger change and drs_example
|
Martin Petriska wrote:
I switched from rev 3 to rev 4 board, but have some problems with triggering, board is now waiting |