DRS4 Forum
  DRS4 Discussion Forum, Page 34 of 46  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Authordown Subject Text
  78   Wed May 12 11:47:39 2010 Jinhong WangDRS4 chip model
  91   Fri Jun 18 11:31:20 2010 Jinhong WangDVDD Problem of DRS 4
  93   Sat Jun 19 10:09:18 2010 Jinhong WangDVDD Problem of DRS 4
  94   Tue Jun 22 10:50:19 2010 Jinhong WangReset of DRS4
  96   Tue Jun 22 11:29:26 2010 Jinhong WangReset of DRS4
  98   Tue Jun 22 11:37:42 2010 Jinhong WangReset of DRS4
  104   Mon Jul 19 12:07:04 2010 Jinhong WangFixed Patter Timing Jitter
  106   Wed Jul 21 10:46:32 2010 Jinhong Wang ENOB of DRS
  110   Tue Oct 12 03:53:37 2010 Jinhong WangReference design for DRS4 active input buffer
  121   Mon Jul 4 05:06:00 2011 Jinhong WangFixed Patter Timing Jitter
  123   Tue Jul 12 09:49:08 2011 Jinhong WangFixed Patter Timing Jitter
  212   Thu Dec 27 00:12:12 2012 Jinhong Wangvariation of sampling capacitors
  214   Thu Dec 27 18:15:14 2012 Jinhong Wangvariation of sampling capacitors
  215   Fri Feb 1 17:43:48 2013 Jinhong Wangvariation of sampling capacitors
  886   Tue Jul 19 02:35:04 2022 Jingyu ZhangIncrease event rate, use ROI mode, and install sw from source in Mac
  590   Tue Mar 28 21:53:12 2017 Jim Freemandrscl doesn't find eval board but drsosc does (Windows 7)
  229   Tue Mar 26 01:17:59 2013 Jill Russekcascading -- DRS4 Osci.cpp & DRS.cpp
  232   Fri Apr 5 02:21:33 2013 Jill Russekcascading -- DRS4 Osci.cpp & DRS.cpp
  235   Wed Apr 10 22:41:21 2013 Jill Russekcascading -- DRS4 Osci.cpp & DRS.cpp
  238   Thu Apr 11 23:32:57 2013 Jill Russekcascading -- DRS4 Osci.cpp & DRS.cpp
ELOG V3.1.5-3fb85fa6