DRS4 Forum

DRS4 Discussion Forum, Page 33 of 46  Not logged in

Find |  Login |  Help

New entries since: Thu Jan 1 01:00:00 1970

Full | Summary | Threaded     911 Entries

Goto page Previous  1, 2, 3 ... 32, 33, 34 ... 44, 45, 46   Next

ID Date Author Subject Text   700   Wed Jun 13 13:23:17 2018 Julian Kemp Maximum analog input voltage   702   Wed Jun 13 16:34:28 2018 Julian Kemp Maximum analog input voltage   631   Fri Oct 13 03:39:01 2017 Jonathan Wapman Raspberry Pi Connection Failure   918   Thu May 8 23:23:19 2025 Jonathan Bradshaw Clarification of full channel readout   919   Thu May 8 23:41:03 2025 Jonathan Bradshaw Handling of Write Shift Register and Write Config Register   922   Tue May 13 04:10:30 2025 Jonathan Bradshaw Handling of Write Shift Register and Write Config Register   924   Thu May 15 00:01:20 2025 Jonathan Bradshaw Handling of Write Shift Register and Write Config Register   927   Mon Aug 18 06:52:51 2025 Jonathan Bradshaw Unexpected behaviour following RSRLOAD   928   Tue Aug 19 02:40:58 2025 Jonathan Bradshaw Unexpected behaviour following RSRLOAD   929   Tue Aug 19 23:10:30 2025 Jonathan Bradshaw Unexpected behaviour following RSRLOAD   903   Wed Oct 25 19:44:25 2023 John Westmoreland WaveDREAM Design   905   Wed Oct 25 19:52:33 2023 John Westmoreland WaveDREAM Design   781   Wed Oct 23 17:56:26 2019 John Jendzurski Computing corrected time from binary data...what is t_0,0?   15   Fri Oct 16 09:51:03 2009 Jinhong Wang DSR4 Full Readout Mode   17   Mon Oct 19 09:06:43 2009 Jinhong Wang BIAS Pin of DRS4   19   Mon Oct 19 11:26:29 2009 Jinhong Wang output common mode voltage of DRS4   21   Fri Oct 30 03:31:54 2009 Jinhong Wang outline dimension of DRS4   23   Mon Dec 14 10:14:16 2009 Jinhong Wang Trigger of DRS4   25   Mon Dec 21 10:17:05 2009 Jinhong Wang Trigger of DRS4   27   Tue Dec 22 01:30:55 2009 Jinhong Wang Trigger of DRS4

Goto page Previous  1, 2, 3 ... 32, 33, 34 ... 44, 45, 46   Next

ELOG V3.1.5-3fb85fa6