DRS4 Forum
  DRS4 Discussion Forum, Page 42 of 44  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Author Subjectup Text Attachments
  305   Mon Nov 18 15:49:01 2013 Dmitry Hitssynchronisation of readouts of two boards for offline analysis Dear Stefan,
I am trying to synchronise the readout
of two test boards, one is the DRS4 test
  
  306   Mon Nov 18 16:00:26 2013 Stefan Rittsynchronisation of readouts of two boards for offline analysis

    

       
            
  
  319   Mon Dec 16 11:09:25 2013 Dmitry Hitssynchronisation of readouts of two boards for offline analysis

    

       
            
  
  320   Tue Dec 17 08:45:32 2013 Stefan Rittsynchronisation of readouts of two boards for offline analysis

    

       
            
  
  367   Fri Sep 12 11:52:21 2014 Dmitry Hitssynchronizing two DRS4 evaluation boards readout with one computer Hi everyone,
Has anyone tried to synchronize 2
(two) DRS4 evaluation boards readout by the
  
  368   Fri Sep 12 13:00:04 2014 Stefan Rittsynchronizing two DRS4 evaluation boards readout with one computer

    

       
            
  
  369   Fri Sep 12 13:37:42 2014 Dmitry Hitssynchronizing two DRS4 evaluation boards readout with one computer

    

       
            
  
  370   Fri Sep 12 13:41:43 2014 Stefan Rittsynchronizing two DRS4 evaluation boards readout with one computer

    

       
            
  
  259   Fri Jun 7 11:44:17 2013 tmiron alonthank you
  
  542   Sun Oct 9 10:43:35 2016 Danny Petschketime difference between 2 channels only ~30-35ps @ 5GSmples/s(Board Type:9, DRS4)

Hello,

I´m trying to reach the timig
  
  543   Sun Oct 9 11:39:18 2016 Stefan Ritttime difference between 2 channels only ~30-35ps @ 5GSmples/sCan you post a screenshot of your measurement?

Stefan

  
  544   Mon Oct 10 11:30:37 2016 Danny Petschketime difference between 2 channels only ~30-35ps @ 5GSmples/sHello Stefan,

Chn2 & Chn3 were used for delay-determination as
you can see on the second picture.
 allChannels_zero_scaled.pngChn2_Chn3_1ns_delay_scaled.png 
  545   Mon Oct 10 12:03:27 2016 Stefan Ritttime difference between 2 channels only ~30-35ps @ 5GSmples/sOk, I got it. The timing resolution is
affected by the signal-to-noise ratio over
the rise-time of your signal. You find the
 Screen_Shot_2016-10-10_at_12.01.03_.pngScreen_Shot_2016-10-10_at_12.01.57_.pngScreen_Shot_2016-10-10_at_12.36.48_.png 
  546   Tue Oct 11 09:04:33 2016 Danny Petschketime difference between 2 channels only ~30-35ps @ 5GSmples/sHello Stefan,

thanks for the paper. That makes
sense. I thought about sth. like that but
  
  547   Tue Oct 11 09:20:04 2016 Stefan Ritttime difference between 2 channels only ~30-35ps @ 5GSmples/sConcerning the offset, it looks to me like
you moved the offset slider slider of channel
1 to a non-zero position. You see that from
  
  548   Tue Oct 11 22:11:26 2016 Stefan Ritttime difference between 2 channels only ~30-35ps @ 5GSmples/sThank you very much! I will check it tomorrow!

-d

Concerning the offset, it looks
  
  412   Wed May 13 09:31:18 2015 Chenfei Yangtransparent-mode voltageHello Mr. Stefan Ritt

  For DRS4 differential inputs
ranges form 500mV to 1100mV, with ROFS set
 tek00000_.png 
  413   Wed May 13 09:45:51 2015 Stefan Ritttransparent-mode voltageThe ROFS signal has no effect in the transparent
mode, so you have to adjust O_OFS between
sampling and transparent mode accordingly.
  
  414   Wed May 13 09:55:09 2015 Chenfei Yangtransparent-mode voltageHere's the problem. My external ADC
has 2Vpp differtial input voltage range.
And the common-mode voltage of the inputs
  
  415   Wed May 13 10:16:40 2015 Stefan Ritttransparent-mode voltageI see your point. Actually I will soon
have the same issue since we design right
now a board with an AD9637 using the transparent
  
ELOG V3.1.4-bcd7b50