DRS4 Forum

DRS4 Discussion Forum, Page 4 of 15  Not logged in

Find |  Login |  Help

New entries since: Thu Jan 1 01:00:00 1970

Full | Summary | Threaded | Collapse | Expand     300 Entries

Goto page Previous  1, 2, 3, 4, 5 ... 13, 14, 15   Next  All

Thu Jun 20 01:36:48 2019, Andrew Peck, Evaluation firmware wait_vdd state        Fri Jun 21 12:54:47 2019, Stefan Ritt, Evaluation firmware wait_vdd state           Mon Jun 24 23:07:35 2019, Andrew Peck, Evaluation firmware wait_vdd state    Fri Apr 12 09:39:30 2019, Lev Pavlov, multi-board        Fri Apr 12 09:55:50 2019, Stefan Ritt, multi-board           Fri Apr 12 09:59:15 2019, Lev Pavlov, multi-board              Fri Apr 12 12:50:18 2019, Stefan Ritt, multi-board    Thu Mar 14 03:43:49 2019, Deepak Samuel, How to buy DRS evaluation kit    Fri Mar 8 19:35:11 2019, Abaz Kryemadhi, ROOT Macro for newest software    Wed Mar 6 10:09:01 2019, Willy Chang, drscl "no board found" in some Win7 or Win8.X PCs    Mon Feb 4 16:42:08 2019, Hans Steiger, Different Distances between the sampling points        Mon Feb 4 16:46:04 2019, Stefan Ritt, Different Distances between the sampling points           Mon Feb 4 17:36:49 2019, Hans Steiger, Different Distances between the sampling points              Mon Feb 4 18:18:22 2019, Stefan Ritt, Different Distances between the sampling points    Sat Feb 2 00:13:12 2019, Hans Steiger, Saving Rate (only 15Acq/s)        Sat Feb 2 10:10:22 2019, Stefan Ritt, Saving Rate (only 15Acq/s)    Tue Jan 29 14:43:44 2019, Abaz Kryemadhi, ROOT Macro for data acquired with the newest software        Wed Jan 30 17:08:58 2019, Stefan Ritt, ROOT Macro for data acquired with the newest software    Wed Jan 30 06:51:37 2019, Saurabh Neema, DRS4 domino wave stability study        Wed Jan 30 08:02:25 2019, Stefan Ritt, DRS4 domino wave stability study    Thu Nov 8 11:44:35 2018, Davide Depaoli, Timing Issue        Thu Nov 8 11:54:33 2018, Stefan Ritt, Timing Issue           Thu Nov 8 12:02:34 2018, Davide Depaoli, Timing Issue    Mon Nov 5 17:17:08 2018, Sean Quinn, Pi attenuator on eval board inputs?        Thu Nov 8 09:57:26 2018, Stefan Ritt, Pi attenuator on eval board inputs?    Thu May 17 13:29:34 2018, Stefan Ritt, "Symmetric spikes" fixed        Mon Sep 3 11:17:26 2018, Martin Petriska, "Symmetric spikes" fixed           Tue Sep 4 13:04:30 2018, Stefan Ritt, "Symmetric spikes" fixed              Thu Sep 13 18:09:13 2018, Martin Petriska, "Symmetric spikes" fixed    Wed Aug 1 00:49:30 2018, Sean Quinn, Optimal readout speed        Tue Aug 21 14:36:44 2018, Stefan Ritt, Optimal readout speed    Mon Aug 13 19:44:59 2018, Martin Petriska, Latch delay support        Tue Aug 14 06:10:49 2018, Stefan Ritt, Latch delay support    Mon Jul 16 19:39:35 2018, Woon-Seng Choong, Effect of interpolation on timing        Fri Jul 20 00:44:13 2018, Woon-Seng Choong, Effect of interpolation on timing    Thu Jun 28 19:55:45 2018, Woon-Seng Choong, Negative Bin Width        Fri Jun 29 07:51:33 2018, Stefan Ritt, Negative Bin Width    Tue Jun 19 06:42:23 2018, Phan Van Chuan, The data acquisition speed        Tue Jun 19 10:05:50 2018, Stefan Ritt, The data acquisition speed        Tue Jun 19 12:54:51 2018, Phan Van Chuan, The data acquisition speed    Wed Jun 13 13:23:17 2018, Julian Kemp, Maximum analog input voltage        Wed Jun 13 13:42:47 2018, Stefan Ritt, Maximum analog input voltage           Wed Jun 13 16:34:28 2018, Julian Kemp, Maximum analog input voltage    Thu Jun 7 16:27:21 2018, Phan Van Chuan,         Fri Jun 8 08:11:05 2018, Stefan Ritt,     Tue Feb 27 13:17:00 2018, Steven Block, WIndows Connection problem with drs507 SOLVED        Tue Feb 27 13:29:47 2018, Stefan Ritt, WIndows Connection problem with drs507 SOLVED           Wed May 9 14:07:10 2018, Alec Shackleford, WIndows Connection problem with drs507 SOLVED              Mon May 14 09:21:29 2018, Alessio Berti, WIndows Connection problem with drs507 SOLVED

Goto page Previous  1, 2, 3, 4, 5 ... 13, 14, 15   Next  All

ELOG V3.1.5-3fb85fa6