 Tue May 19 14:14:45 2015, Ilja Bekman, DRS4 firmware UCF constraints
|
Hello, I'm using two DRS4 rev.5 boards for 8ch readout and triggering.
I needed to modify the trigger logic and implement some tweaks in the firmware, and noticed that
|
 Fri May 22 14:25:45 2015, Stefan Ritt, DRS4 firmware UCF constraints 
|
> Hello, I'm using two DRS4 rev.5 boards for 8ch readout and triggering.
>
> I needed to modify the trigger logic and implement some tweaks in the firmware, and noticed that
|
|
Tue May 26 11:27:27 2015, Felix Bachmair, DRS4 firmware UCF constraints
|
> > Hello, I'm using two DRS4 rev.5 boards for 8ch readout and triggering.
> >
> > I needed to modify the trigger logic and implement some tweaks in the firmware, and noticed that
|
|
Fri Jun 5 12:07:38 2015, Stefan Ritt, DRS4 firmware UCF constraints
|
I presume you have several evaluation boards and want to run them in sync, right?
This can be either made in daisy-chain mode (see manual page 25). In this case only the master board can trigger the slave boards. If you need to trigger |
|
Fri Jun 5 13:15:35 2015, Felix Bachmair, DRS4 firmware UCF constraints
|
Hi Stefan,
No we only use one evaluation board. We use the evaluation board as a part of our beam test setup. It includes a telescope based on the current PSI46V2.1
CMS Pixel chip and a trigger logic board for triggering the telescope and the evaluation board. This includes a
|
|
Fri Jun 5 13:29:55 2015, Stefan Ritt, DRS4 firmware UCF constraints
|
Do the following:
Use the TRG OUT of the evaluation board as a "busy". Only if this signal goes low (meaning that the readout of the board is complete and the board has |
|
Fri Jun 5 13:32:03 2015, Stefan Ritt, DRS4 firmware UCF constraints
|
Actually we should take this offline not to pester other DRS users which are not interested in this topic. Please call me directly (3728) at PSI.
/Stefan |
|
Sun May 24 09:34:27 2015, Peter Steinberg, Peculiar behavior of time values for Rev5 DRS4 EB
|
Hi -
I am setting up a new DRS4 rev5 but using drivers and software we were recently using with a Rev4 (with a recent release of the drs4 code, from
mid-2014). |
|
Wed Jun 3 09:07:38 2015, Stefan Ritt, Peculiar behavior of time values for Rev5 DRS4 EB
|
First of all, you should not use new boards with old software. I try to keep the current software compatible with old boards, but not vice versa. Please
use the DRS.cpp library from the current V5 software, otherwise your time calibration will not work.
If you then do the calibration with the V5 software and the V5 board, you will see that the bin widhts of the DRS chips are not the same. Actually |
|
Wed May 13 09:31:18 2015, Chenfei Yang, transparent-mode voltage
|
Hello Mr. Stefan Ritt
For DRS4 differential inputs ranges form 500mV to 1100mV, with ROFS set to 1.55V, O_OFS set to 1.3V, the outputs of DRS4 is shown in the
attachment. |
|
Wed May 13 09:45:51 2015, Stefan Ritt, transparent-mode voltage
|
The ROFS signal has no effect in the transparent mode, so you have to adjust O_OFS between sampling and transparent mode accordingly. Either use a DAC
or two voltages with an analog switch.
Chenfei |
|
Wed May 13 09:55:09 2015, Chenfei Yang, transparent-mode voltage
|
Here's the problem. My external ADC has 2Vpp differtial input voltage range. And the common-mode voltage of the inputs need to be 1.3V. I cannot
make both the transparent-output and the readout-output meet the ADC input requirement.
Stefan |
|
Wed May 13 10:16:40 2015, Stefan Ritt, transparent-mode voltage
|
I see your point. Actually I will soon have the same issue since we design right now a board with an AD9637 using the transparent mode. Which one are
you using? The common mode range given in the datasheet is limited to guarantee optimal performance. But some ADCs allow a slightly bigger common mode
range with reduced performance, but which might still be ok for some application. A "real" solution would be to put switchable level shifters |
|
Wed May 13 10:27:43 2015, Chenfei Yang, transparent-mode voltage
|
I'm using an AD9252, 0.9V common mode voltage is suggested and I already use 8 un-switchable level shifters. Just as you said, this common mode range
is recommended for optimum performance and the device can function over a wider range with reasonable performance. So I think I could
adjust O_OFS to a minor level during transparent output. |
|
Wed May 13 12:34:49 2015, Stefan Ritt, transparent-mode voltage
|
There might be a solution. How do you bias th input of the DRS4 chip? If you use a scheme as described in elog:84,
you can bias DRS_IN+ and DRS_IN- as desired. Take for example a board input range of 0-1V. For a 0V input, you bias DRS_IN+ and DRS_IN- both
with 0.9V. A 1V input signal then puts DRS_IN+ to 1.4V and DRS_IN-to 0.4 V. In the transparent mode, DRS_OUT+ = DRS_IN+ and DRS_OUT- = O-OFS |
|
Wed May 13 12:52:22 2015, Chenfei Yang, transparent-mode voltage
|
Yes. I use exactly the same scheme as you mentioned. I'll try your solution.
Stefan
Ritt wrote:
There might be a solution. How do you bias th input |
|
Wed May 13 16:13:07 2015, Chenfei Yang, transparent-mode voltage
|
If using a ROFS of 0.9V, the input would not between 1.05V~2.05V better non-linearity area. Is that appropriate?
Stefan
Ritt wrote:
There might be a solution. How do you bias th input |
|
Wed May 13 16:25:24 2015, Stefan Ritt, transparent-mode voltage
|
To get the good linearity, you need indeed ROFS = 1.05V. With a O-OFS of 0.9V, a zero input signal would give you DRS_OUT+=1.05V and DRS_OUT-=0.75V.
I think this is till in the range of your ADC, right? So it's a tradeoff between linearity and available range. I do not know how nonlinear the DRS4
will be for ROFS < 1.05V, you have to try. If it's getting too bad, you still can correct for this off-line. |
|
Wed May 13 00:52:51 2015, Cosmin Deaconu, Getting Trigger Source
|
I'd like to be able to know which channel (0,1,2,3 or external) was responsible for the trigger. DRSBoard::GetTriggerSource() seems to always
return 1. Is there a way to get this information? Using the DRS4 evaluation board and software version 5.0.3.
Thanks, |
|
Wed May 13 08:19:53 2015, Stefan Ritt, Getting Trigger Source
|
DRSBoard::GetTriggerSource() simply returns what has been enabled via DRSBoard::SetTriggerSource(). The actual source which causes the trigger is not
stored in the hardware of the board, because I can be reconstructed easily from the waveforms. So just look which of the channels is above your trigger
threshold. If none of the channels has a waveform obove the threshold, then the trigger must have been come from the external trigger. |
|
Wed May 13 01:07:36 2015, Cosmin Deaconu, DRS4 Evaluation Board + Powered USB Hub
|
I am trying to use 4 evaluation boards with a powered USB hub (since eventually, I will have to do this on a laptop). It seems like destroying
the DRS object is insufficent to properly close the boards when on the hub (i.e. I get usb read errors next time I run my program). When all the boards
are plugged into the computer, all is fine. This is on Linux using libusb1. My guess is something about resetting the port doesn't work properly |
|
Sun Apr 5 22:16:48 2015, Julien Wulf, DRS4 Evaluation Board Baseline/Voltage Calibration
|
Hi,
I`m trying to calibrate my DRS4 evoluation board to an input range of 0-1V but it doesn`t work.
1) First I tried to calibrate it with the drsosc (version 5.0.3) Software. The -0.5V - 0.5V calibration works, but during the 0 - 1V calibration |
|
Tue Apr 21 12:52:18 2015, Stefan Ritt, DRS4 Evaluation Board Baseline/Voltage Calibration
|
1) I tried to cablirate a V5 board with drsosc 5.0.3 and it just worked fine for me. No idea what went wrong in your case.
2) The "found 4096 stuck pixels on this board" can be safely ignored. It comes from the fact that the standard evaluation board has
four cannels unconnected (the DRS4 chip has 8 channels, four are connected to in the evaluation board and four are unconnected). So the software sees |
|
Tue Apr 21 13:03:38 2015, Daniel Stricker-Shaver, DRS4 Evaluation Board Baseline/Voltage Calibration
|
I also use Ubuntu 14.04 LTS and for my V3 borad I have to use drsosc 4.x or ealier to perform the calibration.
Stefan
Ritt wrote:
1) I tried to cablirate a V5 board with drsosc 5.0.3 and it just worked |
|
Tue Apr 21 13:06:39 2015, Stefan Ritt, DRS4 Evaluation Board Baseline/Voltage Calibration
|
Sure, for a V3 board you need a pre-V5 software, but I assumed Julien had a V5 board.
Daniel
Stricker-Shaver wrote:
I also use Ubuntu 14.04 LTS and for my V3 borad I have to |
|
Thu Apr 9 11:46:33 2015, Felix Bachmair, DRSBoard::SetTriggerSource
|
Hi
I have a question about the function SetTriggerSource in the class DRSBoard (DRS.h/DRS.cpp)
In the implementation there is the following comment: |
|
Tue Apr 21 12:01:45 2015, Stefan Ritt, DRSBoard::SetTriggerSource
|
Your first assumption is correct, e.g.
source = 00000000'00000001 = 0x0001 ==> CH1
source = 00010001'00000000 = 0x1100 ==> CH1 and EXT |
|
Wed Oct 15 10:14:32 2014, Simon Weingarten, Clock settings in daisy chain DAQ
|
Hi,
I'm currently working on a little DAQ system with four DRS evaluation boards. Do i need to apply any specific settings when using the clock in/out
connectors for synchronization? I do not see anything like that in the drs_exam_multi example. |
|
Wed Oct 15 10:52:58 2014, Stefan Ritt, Clock settings in daisy chain DAQ
|
Simon Weingarten wrote:
Hi, |
|
Wed Oct 15 11:34:43 2014, Simon Weingarten, Clock settings in daisy chain DAQ
|
Stefan Ritt wrote:
|
|
Wed Oct 15 12:15:58 2014, Stefan Ritt, Clock settings in daisy chain DAQ
|
Here is the full version of the program with clock daisy-chaining. Before switching to the external clock, it checks if the clock really
is there (by reading an internal scaler), and only then enables it. Note that the code also works without clock daisy-chaining. But without clock daisy-chaining
your have some 400 ps time resolution between boards, and with clock daisy-chaining you get some 60 ps. |
|
Fri Apr 17 10:07:38 2015, Simon Weingarten, Clock settings in daisy chain DAQ
|
Hi Stefan,
do you know how these numbers (400ps and 60ps) scale with the sampling rate? The manual says they are for 5GS/s, do they change with slower sampling?
Thanks and best regards, |
|
Mon Apr 20 13:08:24 2015, Stefan Ritt, Clock settings in daisy chain DAQ
|
The resolution coming from the sampling rate goes into these numbers, but just marginally. At 5 GSPS, you get a few ps reolution, while at 1 GSPS, you
get like 15 ps. If you convolve 15 ps with 400 ps, you get 400.3 ps, which is not significantly worse than 400 ps.
Simon |
|
Mon Mar 16 16:07:39 2015, Hermann-Josef Mathes, Running 2 instances of a DRS DAQ program
|
Hi,
we want to run two instances of our little DRS DAQ program but obviously the first instance started always claims all DRS boards for itself and
the other one exits with an error. The 2 boards used in the example below have the serial number # 2413 and #2414 and are v5 boards. |
|
Tue Mar 17 02:53:26 2015, Stefan Ritt, Running 2 instances of a DRS DAQ program
|
I never had in mind running two systems in parallel, that's why the code claims all interfaces when started. You have to dig into the usb code which
is located in musbstd.c at function musb_open(). There you will find a line libusb_claim_interface() which requests exclusive access to the usb subsystem.
The code is there because I copied it from some standard example for the libusb library. You have to read the documentation for libusb (http://libusb.sourceforge.net/api-1.0/) and |
|
Thu Mar 19 07:37:52 2015, Daniel Stricker-Shaver, Running 2 instances of a DRS DAQ program
|
I don't know if it helps, but we measured the time resolution between two independendly running v3 boards using a single PC (latest software) in
Linux. (http://arxiv.org/abs/1405.4975)
You start the DRS DAQ program with only one USB board connected, first. Afterwards connect the second board and start another session. If you |
|
Fri Feb 13 10:12:16 2015, Andrzej Grzeszczuk, drs4 and root
|
Hello,
I compiled base file for drs system (DRS.cpp) to root framework (root.cern.ch) as dynamic library DRS.so. It can be used for building many
kind of applications under the root system. I applied it for older version of root 5.28 and for latest version 6.02 too. |
|
Fri Jan 16 13:29:05 2015, Rainer Hentges, Mac OSX Yosemite 10.10
|
Hello,
I can compile version 5.0.3 of DRS4sc on Mac OSX 10.0 without errors but when I want to execute the program I get the following error:
|
|
Fri Jan 16 14:12:19 2015, Stefan Ritt, Mac OSX Yosemite 10.10
|
> Hello,
>
> I can compile version 5.0.3 of DRS4sc on Mac OSX 10.0 without errors but when I want to execute the program I get the following error:
|
|
Mon Nov 17 16:36:18 2014, Mickey Chiu, Raspberry Pi drsosc does not exit properly
|
When running drsosc on a raspberry pi, it seems the exit doesn't seem to work at all. This is true for the "exit" button on the window,
or the file menu exit, or the "x" on the window. I end up having to kill drsosc manually from the command line. This wouldn't be
such a bad thing except that it doesn't seem to store any settings when killed in this way. I'm wondering if anyone else sees the same thing, or |
|
Tue Nov 25 14:06:34 2014, Stefan Ritt, Raspberry Pi drsosc does not exit properly
|
Mickey Chiu wrote:
When running drsosc on a raspberry pi, it seems the exit doesn't seem to work at all. This is |
|
Sun Oct 19 14:36:54 2014, Chris Tully, coverting the xml file format into binary
|
Hi,
Is there a straightforward way to convert the xml file format into the binary format? I have some runs taken mistakenly with
xml. |
|
Wed Aug 13 20:17:19 2014, Roman Gredig, binary files time calibration header in drs-5.0.2
|
Dear Stefan
I have a problem considering binary data files.
|
|
Thu Oct 16 16:16:12 2014, Stefan Ritt, binary files time calibration header in drs-5.0.2
|
> Dear Stefan
>
> I have a problem considering binary data files.
|
|
Tue Aug 26 14:16:26 2014, Roman Gredig, binary files with more than 4 drs board ver. 5.0.2
|
Dear Stefan
after having some problems with writing binary files with more than 4 drs boards (in multiboard-mode) I might
|
|
Thu Oct 16 16:15:16 2014, Stefan Ritt, binary files with more than 4 drs board ver. 5.0.2
|
> Dear Stefan
>
> after having some problems with writing binary files with more than 4 drs boards (in multiboard-mode) I might
|
|
Tue Oct 7 14:09:02 2014, Stephane Debieux, USB Microcontroller firmware
|
Hi,
I'm trying to recompile the USB microcontroller firmware starting from the drs_eval.c file but I'm not able to get a .iic file close to the one
provided with the eval board. It seems to me that this drs_eval.iic file does not match the drs_eval.c and drs_eval.hex files or that I'm doing something |
|
Mon Oct 13 16:46:56 2014, Stefan Ritt, USB Microcontroller firmware
|
Stephane Debieux wrote:
Hi, |
|
Mon Oct 13 17:08:40 2014, Stephane Debieux, USB Microcontroller firmware
|
Stefan Ritt wrote:
|
|
Mon Oct 13 17:14:58 2014, Stefan Ritt, USB Microcontroller firmware
|
Stephane Debieux wrote:
|
|
Tue Oct 14 16:21:07 2014, Stephane Debieux, USB Microcontroller firmware
|
Stefan Ritt wrote:
|
|
Tue Oct 14 16:29:12 2014, Stefan Ritt, USB Microcontroller firmware
|
Stephane Debieux wrote:
|
|
Tue Oct 14 16:34:45 2014, Stephane Debieux, USB Microcontroller firmware
|
Stefan Ritt wrote:
|
|
Tue Oct 14 16:38:14 2014, Stefan Ritt, USB Microcontroller firmware
|
Stephane Debieux wrote:
|
|
Tue Oct 14 16:51:37 2014, Stephane Debieux, USB Microcontroller firmware
|
Stefan Ritt wrote:
|
|
Mon Sep 15 16:24:41 2014, Hannes Wachter, Timing Calibration Fail
|
Hi,
has anyone experienced a shutdown of the DRSosc.exe or DRScl.exe when executing a Timing Calibration? Also, when we add the command b->CalibrateTiming(NULL);
to the drs_exam.cpp and run the exe, our program shuts down immediately and windows shows an error message (identical to DRSosc and DRScl). |
|
Mon Sep 22 15:04:37 2014, Stefan Ritt, Timing Calibration Fail
|
Hannes Wachter wrote:
Hi, |
|
Fri Sep 12 14:57:22 2014, Dmitry Hits, compilation error for v5.0.2
|
Hi,
I am getting the following compilation error when trying to compile version 5.0.2 software:
src/DOFrame.cpp:617:14: error: invalid conversion from ‘char*’ to ‘wxChar {aka wchar_t}’ [-fpermissive]
I |
|
Fri Sep 12 16:08:49 2014, Stefan Ritt, compilation error for v5.0.2
|
Dmitry Hits wrote:
Hi, |
|
Fri Sep 12 16:38:24 2014, Dmitry Hits, compilation error for v5.0.2
|
Stefan Ritt wrote:
|
|
Mon Sep 22 14:52:21 2014, Stefan Ritt, compilation error for v5.0.2
|
Dmitry Hits wrote:
|
|
Fri Sep 12 11:52:21 2014, Dmitry Hits, synchronizing two DRS4 evaluation boards readout with one computer
|
Hi everyone,
Has anyone tried to synchronize 2 (two) DRS4 evaluation boards readout by the same computer? I have read about some attempts on this board in the
past, but I do not know if they have succeeded. If yes, could you share your experience and/or software. |
|
Fri Sep 12 13:00:04 2014, Stefan Ritt, synchronizing two DRS4 evaluation boards readout with one computer
|
Dmitry Hits wrote:
Hi everyone, |
|
Fri Sep 12 13:37:42 2014, Dmitry Hits, synchronizing two DRS4 evaluation boards readout with one computer
|
Stefan Ritt wrote:
|
|
Fri Sep 12 13:41:43 2014, Stefan Ritt, synchronizing two DRS4 evaluation boards readout with one computer
|
Dmitry Hits wrote:
|
|
Thu Aug 21 11:03:36 2014, Martin Petriska, 10GSps on DRS4 Evm with delay cables
|
Hi, I read its possible to use channels 2,4,6 to extend 200ns to 400ns (1024bins to 2048).
Is it possible to use same channels to double sampling rate with paralel feeding, one channel delayed by Ts/2, for 5,12GS/s is it cca 3cm delay
cable? |
|
Tue Aug 26 12:32:21 2014, Stefan Ritt, 10GSps on DRS4 Evm with delay cables
|
Martin Petriska wrote:
Hi, I read its possible to use channels 2,4,6 to extend 200ns to 400ns (1024bins to 2048). |