DRS4 Forum
  DRS4 Discussion Forum, Page 6 of 15  Not logged in ELOG logo
Entry  Wed Aug 7 15:05:59 2013, Hermann-Josef Mathes, Repeated time calibration 
Hi,
 
is there any (obvious) reason why it is not possible (or not indended) to repeat the time calibration of a DRS4 eval board several times. I get
    Reply  Wed Aug 7 15:10:57 2013, Stefan Ritt, Repeated time calibration 


    
        
            Hermann-Josef Mathes wrote:
        
        
            
            Hi,
       Reply  Wed Aug 7 15:20:33 2013, Hermann-Josef Mathes, Repeated time calibration 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
              
          Reply  Wed Feb 5 13:41:42 2014, Stefan Ritt, Repeated time calibration 


    
        
            Hermann-Josef Mathes wrote:
        
        
            
            Hi Stefan,
Entry  Wed Mar 5 21:54:13 2014, Hermann-Josef Mathes, Software drs-5.0.0 fails to compile (drsosc) drs-5.patch
Hi,
the latest software drs-5.0.0.tar.gz fails to compile on my freshly installed SuSE 13.1 whereas the previous 4.0.1 is compiling out-of-the-box.
    Reply  Thu Mar 6 11:12:44 2014, Stefan Ritt, Software drs-5.0.0 fails to compile (drsosc) 


    
        
            Hermann-Josef Mathes wrote:
        
        
            
            Hi,
Entry  Wed Apr 16 03:22:43 2014, Wang , why is the first channel output error?  QQ??20140416090124.jpg
 Hi,
 
    Reply  Wed Apr 16 08:30:32 2014, Stefan Ritt, why is the first channel output error?  


    
        
            Wang  wrote:
        
        
            

            Hi,
Entry  Thu Apr 10 14:45:12 2014, Roman Gredig, DRS4 Evalboard V5 with Windows7Pro64bit 

Dear Stefan
    Reply  Wed Apr 16 10:24:55 2014, Stefan Ritt, DRS4 Evalboard V5 with Windows7Pro64bit 

> Dear Stefan
Entry  Thu Apr 17 12:02:28 2014, Wang , The first channel is wrong. QQ??20140417174309.jpg
 Hi,
 
 I want to describe this phenomenon again. The diagram
Entry  Tue Apr 15 18:35:41 2014, Carlo Stella, drs_exam project fail to compile 
Hi,
when I try to compile drs_exam project my computer give me this output:
 
    Reply  Wed Apr 16 08:20:36 2014, Stefan Ritt, drs_exam project fail to compile 


    
        
            Carlo Stella wrote:
        
        
            
            Hi,
       Reply  Thu Apr 24 23:03:25 2014, Carlo Stella, drs_exam project fail to compile 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
              
Entry  Fri May 16 14:04:47 2014, Benjamin LeGeyt, simultaneous writing and reading with region of interest mode? 
Hello!
We're developing electronics based on the DRS4 to read out a breast PET scanner and our event rate will be quite high so we're concerned about
dead-time.  with that in mind, I have a question regarding the mode of simultaneous writing and reading that is described in the DRS4 data sheet. 
    Reply  Mon May 19 08:04:57 2014, Stefan Ritt, simultaneous writing and reading with region of interest mode? 


    
        
            Benjamin LeGeyt wrote:
        
        
            
            Hello!
Entry  Tue May 27 13:46:18 2014, Dominik Neise, Spikes in DRS4 data on custom baord. 
We see quite some spikes in our DRS4 sampled data in FACT.  We see different types of spikes:

    single cell spikes, usually showing a large amplitude of 200mV
    double cell spikes, usually only in the order of 20mV.

   Even triple and quadro cell spikes are rarely seen.

The double cell spikes often occur as symmetrical double cell spikes mirrored
    Reply  Tue May 27 16:07:17 2014, Stefan Ritt, Spikes in DRS4 data on custom baord. 


    
        
            Dominik Neise wrote:
        
        
            
            We see quite some spikes in our DRS4 sampled data in FACT.  We see different types of spikes:
Entry  Thu Jun 12 12:40:03 2014, Roman Gredig, DRS eval bord v5 Timing eqn1.png
Dear Stefan

I have two questions concerning the best time resolution with the DRS V5 eval board.
    Reply  Thu Jun 12 12:46:00 2014, Stefan Ritt, DRS eval bord v5 Timing 
> a) Calibration:
> I am using 4 boards daisy chained. To achieve optimal time resolution I did first a voltage calibration and right afterwards a time calibration. For
all 
Entry  Thu May 29 04:22:43 2014, Toshihiro Nonaka, CalibrationWaveform offset.png
I'm writing the drs_exam.cpp to use multi-boards(v3, firmware:4.0.0), and taking data succeeded. But I have several questions about function written
in DRS.cpp.
 
    Reply  Thu Jun 12 17:16:13 2014, Stefan Ritt, CalibrationWaveform 


    
        
            Toshihiro Nonaka wrote:
        
        
            
            I'm writing the drs_exam.cpp to use multi-boards(v3, firmware:4.0.0), and taking data succeeded. But
Entry  Wed Jan 15 14:20:51 2014, Stefan Ritt, Announcement of new Evaluation Board V5 drsosc.png
Dear DRS community,
starting from this year, we ship the new evaluation board V5. This board has an improved internal timing calibration, with which one can measure
the time with a precision down to a few ps. Following picture shows the time between two pulses, obtained with a function generator, a passive split and
    Reply  Tue Feb 18 14:12:37 2014, Stefan Ritt, Announcement of new Evaluation Board V5 scope.png


    
        
            Stefan Ritt wrote:
        
        
            
            Dear DRS community,
       Reply  Mon Jun 9 12:03:26 2014, Osip Lishilin, Announcement of new Evaluation Board V5 


    
        
            Stefan Ritt wrote:
        
        
            
            Hardware scalers for all four channels and the trigger working up to 200 MHz. With the trigger scaler
          Reply  Wed Jun 11 11:13:50 2014, Stefan Ritt, Announcement of new Evaluation Board V5 


    
        
            Osip Lishilin wrote:
        
        
            
            
            
             Reply  Mon Jun 16 15:35:59 2014, Osip Lishilin, Announcement of new Evaluation Board V5 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
              
Entry  Mon Jul 14 19:03:05 2014, Yves Bianga, change cascading from 1024 to 2048 bins for each input channel 
Hello,
 
I want to ask whether it is possible to modify a Evaluation Board 5.0 from 1024 to 2048 cells for each of the 4 input channels.
On
the rev50 manual at page 31 I found an option to connect the 4 unused channels by setting 8 solder bridges.
The source code for controlling
    Reply  Wed Jul 16 12:10:19 2014, Stefan Ritt, change cascading from 1024 to 2048 bins for each input channel 


    
        
            Yves Bianga wrote:
        
        
            
            Hello,
Entry  Wed Jul 30 11:38:58 2014, Tsutomu Nagayoshi, Sampling speed of DRS4 Board ver4 
 Hello!
I have a question concerning the sampling speed of the DRS4 evaluation board.
It is written in the manual that the sampling speed of  DRS4 Evaluation Board is supported above 0.7 GHz.
Entry  Tue Jun 18 14:19:39 2013, Stefan Ritt, ROOT program to decode binary data from DRSOsc decode.Cc1.gif
Please find attached a simple ROOT based program (http://root.cern.ch) to decode binary data from the DRSOsc program. It assumes that all four channels
were recorded. If this is not the case, the program can be adjusted accordingly.
To use it, simply type (assuming that you have written a data file "test.dat" with DRSOsc):
    Reply  Wed Jul 30 17:05:06 2014, Stefan Ritt, ROOT program to decode binary data from DRSOsc read_binary.Cread_binary.cpp


    
        
            Stefan Ritt wrote:
        
        
            
            Please find attached a simple ROOT based program (http://root.cern.ch) to decode binary data from the
Entry  Tue May 13 19:34:58 2014, Luka Pavelic, drsosc binary to cern ROOT file conversion 
Hi,

Does anybody have program for conversion from binary or xml to cern ROOT *.root file?
    Reply  Tue May 13 19:39:36 2014, Stefan Ritt, drsosc binary to cern ROOT file conversion 


    
        
            Luka Pavelic wrote:
        
        
            
            Hi,
       Reply  Tue May 13 22:03:47 2014, Luka Pavelic, drsosc binary to cern ROOT file conversion 
Thank you for your fast and very helpful replay.

I made it work with drsosc version 4 but with version 5 i am getting weird results. Is it possible that they changed binary formatting?
          Reply  Tue May 13 23:08:50 2014, Stefan Ritt, drsosc binary to cern ROOT file conversion 


    
        
            Luka Pavelic wrote:
        
        
            
            Thank you for your fast and very helpful replay.
             Reply  Fri Jun 27 11:23:19 2014, ChengMing Du, drsosc binary to cern ROOT file conversion 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
                Reply  Wed Jul 30 17:05:38 2014, Stefan Ritt, drsosc binary to cern ROOT file conversion 


    
        
            ChengMing Du wrote:
        
        
            
            
            
Entry  Thu Aug 21 11:03:36 2014, Martin Petriska, 10GSps on DRS4 Evm with delay cables 
 Hi, I read its possible to use channels 2,4,6 to extend 200ns to 400ns (1024bins to 2048).
Is it possible to use same channels to double sampling rate with paralel feeding, one channel delayed by Ts/2, for 5,12GS/s is it cca 3cm delay
cable?
    Reply  Tue Aug 26 12:32:21 2014, Stefan Ritt, 10GSps on DRS4 Evm with delay cables 


    
        
            Martin Petriska wrote:
        
        
            
             Hi, I read its possible to use channels 2,4,6 to extend 200ns to 400ns (1024bins to 2048).
Entry  Fri Sep 12 11:52:21 2014, Dmitry Hits, synchronizing two DRS4 evaluation boards readout with one computer 
 Hi everyone,
Has anyone tried to synchronize 2 (two) DRS4 evaluation boards readout by the same computer? I have read about some attempts on this board in the
past, but I do not know if they have succeeded. If yes, could you share your experience and/or software.
    Reply  Fri Sep 12 13:00:04 2014, Stefan Ritt, synchronizing two DRS4 evaluation boards readout with one computer 


    
        
            Dmitry Hits wrote:
        
        
            
             Hi everyone,
       Reply  Fri Sep 12 13:37:42 2014, Dmitry Hits, synchronizing two DRS4 evaluation boards readout with one computer 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
          Reply  Fri Sep 12 13:41:43 2014, Stefan Ritt, synchronizing two DRS4 evaluation boards readout with one computer 


    
        
            Dmitry Hits wrote:
        
        
            
            
            
Entry  Fri Sep 12 14:57:22 2014, Dmitry Hits, compilation error for v5.0.2 
 Hi,
I am getting the following compilation error when trying to compile version 5.0.2 software:
src/DOFrame.cpp:617:14: error: invalid conversion from ‘char*’ to ‘wxChar {aka wchar_t}’ [-fpermissive]
 
I
    Reply  Fri Sep 12 16:08:49 2014, Stefan Ritt, compilation error for v5.0.2 


    
        
            Dmitry Hits wrote:
        
        
            
             Hi,
       Reply  Fri Sep 12 16:38:24 2014, Dmitry Hits, compilation error for v5.0.2 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
          Reply  Mon Sep 22 14:52:21 2014, Stefan Ritt, compilation error for v5.0.2 


    
        
            Dmitry Hits wrote:
        
        
            
            
            
Entry  Mon Sep 15 16:24:41 2014, Hannes Wachter, Timing Calibration Fail 
Hi,
has anyone experienced a shutdown of the DRSosc.exe or DRScl.exe when executing a Timing Calibration? Also, when we add the command b->CalibrateTiming(NULL);
to the drs_exam.cpp and run the exe, our program shuts down immediately and windows shows an error message (identical to DRSosc and DRScl).
    Reply  Mon Sep 22 15:04:37 2014, Stefan Ritt, Timing Calibration Fail 


    
        
            Hannes Wachter wrote:
        
        
            
            Hi,
Entry  Tue Oct 7 14:09:02 2014, Stephane Debieux, USB Microcontroller firmware 
Hi,
I'm trying to recompile the USB microcontroller firmware starting from the drs_eval.c file but I'm not able to get a .iic file close to the one
provided with the eval board. It seems to me that this drs_eval.iic file does not match the drs_eval.c and drs_eval.hex files or that I'm doing something
    Reply  Mon Oct 13 16:46:56 2014, Stefan Ritt, USB Microcontroller firmware 


    
        
            Stephane Debieux wrote:
        
        
            
            Hi,
       Reply  Mon Oct 13 17:08:40 2014, Stephane Debieux, USB Microcontroller firmware 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
              
          Reply  Mon Oct 13 17:14:58 2014, Stefan Ritt, USB Microcontroller firmware 


    
        
            Stephane Debieux wrote:
        
        
            
            
            
             Reply  Tue Oct 14 16:21:07 2014, Stephane Debieux, USB Microcontroller firmware 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
              
                Reply  Tue Oct 14 16:29:12 2014, Stefan Ritt, USB Microcontroller firmware 


    
        
            Stephane Debieux wrote:
        
        
            
            
            
                   Reply  Tue Oct 14 16:34:45 2014, Stephane Debieux, USB Microcontroller firmware 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
              
                      Reply  Tue Oct 14 16:38:14 2014, Stefan Ritt, USB Microcontroller firmware 


    
        
            Stephane Debieux wrote:
        
        
            
            
            
                         Reply  Tue Oct 14 16:51:37 2014, Stephane Debieux, USB Microcontroller firmware 


    
        
            Stefan Ritt wrote:
        
        
            
            
            
              
ELOG V3.1.5-2eba886