DRS4 Forum

DRS4 Discussion Forum, Page 7 of 15  Not logged in

Find |  Login |  Help

Full | Summary | Threaded | Collapse | Expand     295 Entries

Goto page Previous  1, 2, 3 ... 6, 7, 8 ... 13, 14, 15   Next  All

Wed Oct 26 21:15:35 2016, Alexey Lubinets, Problems with DRS command line        Thu Oct 27 08:29:26 2016, Stefan Ritt, Problems with DRS command line           Fri Oct 28 15:02:18 2016, Simon Mendisch, Problems with DRS command line              Fri Oct 28 15:51:59 2016, Stefan Ritt, Problems with DRS command line    Tue Oct 11 22:11:26 2016, Stefan Ritt, time difference between 2 channels only ~30-35ps @ 5GSmples/s    Sun Oct 9 10:43:35 2016, Danny Petschke, time difference between 2 channels only ~30-35ps @ 5GSmples/s        Sun Oct 9 11:39:18 2016, Stefan Ritt, time difference between 2 channels only ~30-35ps @ 5GSmples/s           Mon Oct 10 11:30:37 2016, Danny Petschke, time difference between 2 channels only ~30-35ps @ 5GSmples/s              Mon Oct 10 12:03:27 2016, Stefan Ritt, time difference between 2 channels only ~30-35ps @ 5GSmples/s                 Tue Oct 11 09:04:33 2016, Danny Petschke, time difference between 2 channels only ~30-35ps @ 5GSmples/s                    Tue Oct 11 09:20:04 2016, Stefan Ritt, time difference between 2 channels only ~30-35ps @ 5GSmples/s    Thu Oct 6 15:23:18 2016, Will Flanagan,     Wed Oct 5 22:43:29 2016, Will Flanagan, Timestamp for each DRS4 waveform        Thu Oct 6 11:18:05 2016, Stefan Ritt, Timestamp for each DRS4 waveform    Thu Sep 29 17:26:13 2016, Jacob Hwang, Output Timing Drifting        Fri Sep 30 17:03:38 2016, Stefan Ritt, Output Timing Drifting    Mon Aug 29 09:36:34 2016, benjamin legeyt, increment write config register on the fly?        Mon Aug 29 10:57:33 2016, Stefan Ritt, increment write config register on the fly?           Mon Aug 29 12:18:49 2016, benjamin legeyt, increment write config register on the fly?              Mon Aug 29 12:51:48 2016, Stefan Ritt, increment write config register on the fly?    Wed Jun 29 09:10:01 2016, Stefan Ritt, Negative input signals    Sun Jun 12 08:45:52 2016, Michael, problems of DRS4        Wed Jun 15 14:49:00 2016, Stefan Ritt, problems of DRS4    Sun Jun 12 08:49:54 2016, Michael, problems of DRS4    Wed Jun 1 22:29:01 2016, Dominik Neise, problems when stop cell >= 767 ??        Wed Jun 1 23:16:01 2016, Stefan Ritt, problems when stop cell >= 767 ??    Wed May 11 04:01:14 2016, Maksat, DRS4 Macro to save events        Thu May 12 12:38:17 2016, Stefan Ritt, DRS4 Macro to save events    Thu May 12 05:18:47 2016, Yu, Problem For Software Download        Thu May 12 08:16:41 2016, Stefan Ritt, Problem For Software Download    Wed May 11 15:48:57 2016, SANDJONG Saturnin Orly, Probléme de Calibration de la DRS4    Mon Feb 29 13:33:06 2016, Dmitry Hits, two DRS4 boards configuration with 2048 samples each        Mon Feb 29 14:09:21 2016, Stefan Ritt, two DRS4 boards configuration with 2048 samples each           Mon May 2 14:31:28 2016, Dmitry Hits, two DRS4 boards configuration with 2048 samples each    Thu Apr 28 15:47:53 2016, Stefan Ritt, New software version and binary format    Wed Apr 27 20:04:12 2016, Abaz Kryemadhi, Best settings for time measurements        Thu Apr 28 15:46:34 2016, Stefan Ritt, Best settings for time measurements    Wed Apr 27 08:14:14 2016, Toshihiro Nonaka, serial number problem         Wed Apr 27 09:04:01 2016, Stefan Ritt, serial number problem            Wed Apr 27 09:51:37 2016, Toshihiro Nonaka, serial number problem     Fri Apr 15 12:58:46 2016, Konstantin Gusev, DRS4 purchase information        Tue Apr 26 13:42:42 2016, Stefan Ritt, DRS4 purchase information    Thu Apr 21 22:16:43 2016, Kyle Weinfurther, Negative fCellDT values from GetTimeCalibration()        Sat Apr 23 12:33:17 2016, Daniel Stricker-Shaver, Negative fCellDT values from GetTimeCalibration()           Tue Apr 26 09:54:16 2016, Stefan Ritt, Negative fCellDT values from GetTimeCalibration()

Goto page Previous  1, 2, 3 ... 6, 7, 8 ... 13, 14, 15   Next  All

ELOG V3.1.5-3fb85fa6