DRS4 Forum
  DRS4 Discussion Forum, Page 8 of 15  Not logged in ELOG logo
 Find |  Login |  Help 
 Full | Summary | Threaded | Collapse | Expand  Show only new entries   294 Entries 
Goto page Previous  1, 2, 3 ... 7, 8, 9 ... 13, 14, 15   Next  All
Entry  Thu Mar 31 19:30:26 2016, Abaz Kryemadhi, Trigger on the And of a positive and negative signal 
    Reply  Thu Mar 31 19:35:06 2016, Stefan Ritt, Trigger on the And of a positive and negative signal 
       Reply  Thu Mar 31 19:44:38 2016, Abaz Kryemadhi, Trigger on the And of a positive and negative signal 
          Reply  Thu Mar 31 20:34:25 2016, Stefan Ritt, Trigger on the And of a positive and negative signal 
             Reply  Thu Mar 31 20:38:05 2016, Abaz Kryemadhi, Trigger on the And of a positive and negative signal 
                Reply  Thu Mar 31 20:48:00 2016, Chris Thompson, Trigger on the And of a positive and negative signal 
                   Reply  Fri Apr 1 01:30:40 2016, Abaz Kryemadhi, Trigger on the And of a positive and negative signal 
                      Reply  Fri Apr 1 22:09:07 2016, Chris Thompson, Trigger on the And of a positive and negative signal 
                         Reply  Sat Apr 2 17:22:34 2016, Abaz Kryemadhi, Trigger on the And of a positive and negative signal 
                            Reply  Sun Apr 3 22:10:19 2016, Chris Thompson, Trigger on the And of a positive and negative signal Pulse_inverter.jpg
                               Reply  Sun Apr 3 22:34:28 2016, Abaz Kryemadhi, Trigger on the And of a positive and negative signal 
Entry  Sat Apr 2 11:21:10 2016, Felix Bachmair, Question about timimng calibration 
    Reply  Sat Apr 2 11:41:07 2016, Stefan Ritt, Question about timimng calibration 
Entry  Fri Mar 11 19:50:18 2016, Dominik Neise,  
    Reply  Tue Mar 22 12:54:41 2016, Stefan Ritt,  
Entry  Mon Feb 29 12:58:17 2016, Dmitry Philippov, baseline shift pic1.pngpic2.pngpic3.png
    Reply  Mon Feb 29 13:09:29 2016, Stefan Ritt, baseline shift 
Entry  Thu Nov 26 18:59:27 2015, Robert Adams, Saving histogram data 
    Reply  Tue Feb 16 11:21:43 2016, Stefan Ritt, Saving histogram data 
    Reply  Tue Feb 16 11:55:54 2016, Martin Petriska, Saving histogram data 
Entry  Thu Jan 14 21:49:37 2016, Chris Thompson, Triggering of DRS4 in the fastest sampling mode OR_mode_selected.jpgAND_mode_selected.jpg20ns_per_div.jpg
    Reply  Fri Jan 15 08:09:00 2016, Stefan Ritt, Triggering of DRS4 in the fastest sampling mode edge.png
Entry  Wed Dec 23 15:38:14 2015, mony orbach, Dtap stops toggling after 40msec 
    Reply  Wed Dec 23 15:48:42 2015, Stefan Ritt, Dtap stops toggling after 40msec 
       Reply  Thu Dec 24 10:51:31 2015, mony orbach, Dtap stops toggling after 40msec 
          Reply  Thu Dec 24 12:45:41 2015, Stefan Ritt, Dtap stops toggling after 40msec 
             Reply  Sun Dec 27 15:41:32 2015, mony orbach, Dtap stops toggling after 40msec Dtap-Denable.gifdtap-Danable2.gifDtap-refck.gifDtap-Dspeed.gif
                Reply  Mon Dec 28 11:05:15 2015, Stefan Ritt, Dtap stops toggling after 40msec 
                   Reply  Mon Dec 28 11:21:54 2015, mony orbach, Dtap stops toggling after 40msec 
                      Reply  Wed Dec 30 16:25:35 2015, mony orbach, Dtap stops toggling after 40msec 
                         Reply  Wed Dec 30 17:00:00 2015, Stefan Ritt, Dtap stops toggling after 40msec 
                            Reply  Thu Jan 14 14:00:26 2016, mony orbach, Dtap stops toggling after 40msec 
                               Reply  Thu Jan 14 14:11:06 2016, Stefan Ritt, Dtap stops toggling after 40msec 
Entry  Tue Jan 12 17:57:03 2016, Jack Bargemann, Compiling DRS-exam 
    Reply  Tue Jan 12 21:02:31 2016, Stefan Ritt, Compiling DRS-exam 
Entry  Wed Jan 6 15:51:58 2016, Larry Byars, Use of Channel Cascading in drs_exam.cpp 
    Reply  Tue Jan 12 15:42:31 2016, Larry Byars, Use of Channel Cascading in drs_exam.cpp 
       Reply  Tue Jan 12 16:06:07 2016, Stefan Ritt, Use of Channel Cascading in drs_exam.cpp 
Entry  Wed Nov 25 02:52:35 2015, Chris Thompson, PC software beyond Windows 7 
    Reply  Wed Nov 25 08:20:47 2015, Stefan Ritt, PC software beyond Windows 7 
       Reply  Wed Nov 25 17:36:25 2015, Chris Thompson, PC software beyond Windows 7 Installation_failure_screen.jpg
          Reply  Sat Dec 5 02:39:20 2015, Chris Thompson, PC software beyond Windows 7 
             Reply  Sat Dec 5 03:21:21 2015, Chris Thompson, PC software beyond Windows 7 
                Reply  Tue Jan 12 12:57:46 2016, Stefan Ritt, PC software beyond Windows 7 
Entry  Tue Nov 3 22:37:56 2015, Will Flanagan, Latest macro for DRS4 V5 
    Reply  Tue Nov 3 23:15:38 2015, Will Flanagan, Latest macro for DRS4 V5 
    Reply  Wed Nov 4 15:40:10 2015, Stefan Ritt, Latest macro for DRS4 V5 
       Reply  Thu Nov 5 00:18:42 2015, Will Flanagan, Latest macro for DRS4 V5 
Entry  Wed Oct 7 13:06:34 2015, Ilja Bekman, Voltage Calibration with signal on the input 
Entry  Wed Aug 19 15:07:53 2015, Martin Petriska, QtPALS 
Entry  Fri Aug 7 18:41:37 2015, dante, DRS4 
    Reply  Fri Aug 7 20:32:15 2015, Felix Bachmair, DRS4 
Entry  Mon Jul 20 09:25:38 2015, Chenfei Yang, Measure the time between different samples 
    Reply  Thu Jul 23 13:46:12 2015, Stefan Ritt, Measure the time between different samples 
Entry  Thu Jul 2 13:20:51 2015, Felix Bachmair, Creation of Object files 
    Reply  Fri Jul 3 17:13:27 2015, Stefan Ritt, Creation of Object files 
       Reply  Mon Jul 6 11:30:56 2015, Felix Bachmair, Creation of Object files 
          Reply  Mon Jul 6 19:25:27 2015, Stefan Ritt, Creation of Object files 
             Reply  Tue Jul 7 09:29:21 2015, Felix Bachmair, Creation of Object files Makefile
Entry  Sat May 23 11:03:20 2015, Felix Bachmair, Issue with Trigger rates below ~100Hz drs_v5_newStefan_10Hz.pngdrs_v5_newStefan_4Hz.pngdrs_v5_500_160Hz.pngdrs_5-0-0_4hz.png
    Reply  Thu Jul 2 08:53:17 2015, Felix Bachmair, Issue with Trigger rates below ~100Hz 
Entry  Thu Jun 18 17:33:05 2015, Gregor Kramberger, drs 5.03 and windows 8.1 
    Reply  Fri Jun 19 12:32:10 2015, Gregor Kramberger, drs 5.03 and windows 8.1 
Entry  Tue Jun 16 20:45:54 2015, Michael Buadelk, DRS4 Evaluation Board Osc Application 
    Reply  Tue Jun 16 22:26:41 2015, Stefan Ritt, DRS4 Evaluation Board Osc Application 
Entry  Tue May 19 14:14:45 2015, Ilja Bekman, DRS4 firmware UCF constraints  
    Reply  Fri May 22 14:25:45 2015, Stefan Ritt, DRS4 firmware UCF constraints  firmware.zip
       Reply  Tue May 26 11:27:27 2015, Felix Bachmair, DRS4 firmware UCF constraints  
          Reply  Fri Jun 5 12:07:38 2015, Stefan Ritt, DRS4 firmware UCF constraints  
             Reply  Fri Jun 5 13:15:35 2015, Felix Bachmair, DRS4 firmware UCF constraints  
                Reply  Fri Jun 5 13:29:55 2015, Stefan Ritt, DRS4 firmware UCF constraints  
                   Reply  Fri Jun 5 13:32:03 2015, Stefan Ritt, DRS4 firmware UCF constraints  
Goto page Previous  1, 2, 3 ... 7, 8, 9 ... 13, 14, 15   Next  All
ELOG V3.1.5-fe60aaf