DRS4 Forum
  DRS4 Discussion Forum, Page 1 of 46  Not logged in ELOG logo
New entries since:Thu Jan 1 01:00:00 1970
ID Date Author Subject Text
  926   Mon Jul 7 16:53:26 2025 Stefan RittWrong Firmware Version: board has 13279, required is 15147. Board may not work properly
  925   Sat Jul 5 04:36:13 2025 Sandeep GodiyalWrong Firmware Version: board has 13279, required is 15147. Board may not work properly
  924   Thu May 15 00:01:20 2025 Jonathan BradshawHandling of Write Shift Register and Write Config Register
  923   Tue May 13 08:51:34 2025 Stefan RittHandling of Write Shift Register and Write Config Register
  922   Tue May 13 04:10:30 2025 Jonathan BradshawHandling of Write Shift Register and Write Config Register
  921   Fri May 9 08:26:17 2025 Stefan RittClarification of full channel readout
  920   Fri May 9 08:17:50 2025 Stefan RittHandling of Write Shift Register and Write Config Register
  919   Thu May 8 23:41:03 2025 Jonathan BradshawHandling of Write Shift Register and Write Config Register
  918   Thu May 8 23:23:19 2025 Jonathan BradshawClarification of full channel readout
  917   Tue Apr 1 16:24:33 2025 Matías Tobardrs_exam.cpp not compile
  916   Thu Mar 27 15:53:10 2025 Justin TabbettNoisy counts with adapted drs_exam.cpp
  915   Wed Mar 26 08:42:08 2025 Stefan Rittdrs_exam.cpp not compile
  914   Tue Mar 25 16:31:41 2025 Matías Tobardrs_exam.cpp not compile
  913   Mon Jan 6 12:52:23 2025 Stefan RittProblem with C++ script to use DRS4 evaluation board. Not taking data.
  912   Fri Dec 27 22:04:48 2024 Matias HenriquezProblem with C++ script to use DRS4 evaluation board. Not taking data.
  911   Mon Dec 23 19:31:31 2024 Matias HenriquezTrigger OUT pulse width variable from 100 us up to 100 ms
  910   Fri Dec 20 20:35:31 2024 Matias HenriquezProblem with C++ script to use DRS4 evaluation board. Not taking data.
  909   Fri Jun 28 23:33:51 2024 Patricia LecomtiError when running drsosc
  908   Tue May 21 18:13:08 2024 Rebecca HicksError when running drsosc
  907   Thu Feb 22 10:37:03 2024 Stefan RittSimulation of FPGA
  906   Thu Feb 22 01:21:11 2024 Rod McInnisSimulation of FPGA
  905   Wed Oct 25 19:52:33 2023 John WestmorelandWaveDREAM Design
  904   Wed Oct 25 19:47:23 2023 Stefan RittWaveDREAM Design
  903   Wed Oct 25 19:44:25 2023 John WestmorelandWaveDREAM Design
  902   Wed Sep 13 13:18:45 2023 Stefan RittInput range switch added in Version 2.1.3
  901   Tue Sep 5 03:28:52 2023 Matias HenriquezInput range switch added in Version 2.1.3
  899   Mon Jun 12 14:22:04 2023 Stefan RittDifferent sampling rates in multi-board configuration
  898   Fri Jun 9 04:11:40 2023 Javier CaravacaDifferent sampling rates in multi-board configuration
  897   Mon Feb 6 13:28:28 2023 Stefan RittDRS4 installation via tar in ubuntu not working
  896   Mon Oct 24 12:50:24 2022 Stefan RittChannel Cascading Option in the 2048-bin
  895   Sat Oct 22 13:24:20 2022 Phan Van ChuanChannel Cascading Option in the 2048-bin
  894   Mon Oct 17 16:29:37 2022 Sebastian InfanteDRS4 installation via tar in ubuntu not working
  893   Tue Sep 27 15:20:55 2022 Stefan RittRequired Firmware for DRS4 Evaluation Board Version 2.0
  892   Tue Sep 27 10:52:41 2022 Kunal ShindeRequired Firmware for DRS4 Evaluation Board Version 2.0
  891   Tue Sep 27 10:37:11 2022 Stefan RittRequired Firmware for DRS4 Evaluation Board Version 2.0
  890   Tue Sep 27 10:17:58 2022 Kunal ShindeRequired Firmware for DRS4 Evaluation Board Version 2.0
  889   Wed Sep 7 10:13:41 2022 Prajjalak ChattopadhyayRegister status after reset
  888   Fri Jul 29 17:23:43 2022 Stefan RittSpikes/noise sensitive to clock settings?
  887   Fri Jul 29 14:09:35 2022 Stefan RittIncrease event rate, use ROI mode, and install sw from source in Mac
  886   Tue Jul 19 02:35:04 2022 Jingyu ZhangIncrease event rate, use ROI mode, and install sw from source in Mac
  885   Fri Jun 24 09:57:36 2022 LynseyShunSpikes/noise sensitive to clock settings?
  884   Thu Jun 16 05:31:25 2022 LynseyShun 
  883   Tue Apr 12 10:49:27 2022 Stefan Ritt 
  882   Tue Apr 12 10:40:36 2022 LynseyShun 
  881   Tue Mar 15 13:07:50 2022 Matias SengerTime calibration and the C++ API
  880   Mon Mar 14 08:59:51 2022 Stefan RittTime calibration and the C++ API
  879   Sat Mar 12 16:52:36 2022 Matias SengerTime calibration and the C++ API
  878   Sat Mar 12 10:13:24 2022 Stefan RittTime calibration and the C++ API
  877   Fri Mar 11 17:26:15 2022 Matias SengerTime calibration and the C++ API
  876   Tue Mar 8 12:20:00 2022 Matias SengerWhy does not trigger at higher sampling frequencies?
  875   Tue Mar 8 00:25:56 2022 Matias SengerWhy does not trigger at higher sampling frequencies?
  874   Mon Mar 7 16:37:54 2022 Stefan RittScaler issue to evaluate live time
  873   Mon Mar 7 13:38:03 2022 Radoslaw MarcinkowskiProblems with DRS4 Evaluation Board after Windows 10 upgrade - share of experiences
  872   Mon Mar 7 08:45:32 2022 Stefan RittWhy does not trigger at higher sampling frequencies?
  871   Sun Mar 6 17:54:47 2022 Matias SengerWhy does not trigger at higher sampling frequencies?
  870   Fri Mar 4 03:55:33 2022 Keita MizukoshiScaler issue to evaluate live time
  869   Thu Mar 3 16:14:16 2022 Stefan RittScaler issue to evaluate live time
  868   Thu Mar 3 13:47:26 2022 Stefan RittHow to convert samples to volt?
  867   Wed Mar 2 17:25:10 2022 Matias SengerHow to convert samples to volt?
  866   Tue Mar 1 19:03:37 2022 Keita MizukoshiScaler issue to evaluate live time
  865   Wed Feb 16 14:06:45 2022 Dmitry HitsSliders missing in drsosc
  864   Tue Feb 15 12:02:29 2022 Stefan RittCannot trigger on pulses, have to trigger on undershoot
  863   Tue Feb 15 11:59:22 2022 Alex Myczkoapt install drs4eb
  862   Sat Feb 12 13:06:56 2022 Matias SengerCannot trigger on pulses, have to trigger on undershoot
  861   Wed Jan 26 06:44:11 2022 student_rikuI want to know about the readout
  860   Tue Jan 25 14:44:49 2022 Thomas M.Regarding measuring for a set time
  859   Tue Jan 25 14:34:42 2022 Stefan RittRegarding measuring for a set time
  858   Tue Jan 25 14:15:00 2022 Thomas M.Regarding measuring for a set time
  857   Sat Jan 15 10:50:47 2022 Stefan RittI want to know about the readout
  856   Sat Jan 15 09:13:42 2022 student_rikuI want to know about the readout
  855   Mon Jan 3 17:13:41 2022 Stefan RittDRS4 request assistance
  854   Fri Dec 24 03:13:32 2021 LynseyTrouble getting PLL to lock
  853   Thu Dec 23 03:42:26 2021 LynseyDRS4 request assistance
  852   Tue Nov 16 08:51:14 2021 Stefan RittV3 board, only one channel works, all components at each channel input working
  851   Tue Nov 16 01:27:51 2021 Jacquelynne VaughanV3 board, only one channel works, all components at each channel input working
  850   Fri Nov 5 01:12:10 2021 Jiaolonghow to acquire the stop channel with 2x4096 cascading
  Draft   Fri Nov 5 01:10:25 2021 Jiaolonghow to acquire the stop channel with 2x4096 cascading
  848   Wed Oct 27 08:11:42 2021 Stefan RittTrigger multiple boards independently
  847   Tue Oct 26 23:18:32 2021 Javier CaravacaTrigger multiple boards independently
  846   Tue Oct 26 15:05:18 2021 Mehrpad MonajemExternal trigger and drs_exam
  845   Tue Oct 26 12:02:56 2021 Stefan RittTrigger multiple boards independently
  844   Tue Oct 26 12:00:51 2021 Stefan RittExternal trigger and drs_exam
  843   Tue Oct 26 10:41:46 2021 Mehrpad MonajemExternal trigger and drs_exam
  842   Mon Oct 25 18:48:04 2021 Javier CaravacaTrigger multiple boards independently
  841   Fri Oct 15 06:15:53 2021 Keita Mizukoshilivetime (or deadtime) of DRS4 evaluation board
  840   Thu Oct 14 18:42:31 2021 Stefan Rittlivetime (or deadtime) of DRS4 evaluation board
  839   Thu Oct 14 18:03:52 2021 Keita Mizukoshilivetime (or deadtime) of DRS4 evaluation board
  838   Thu Oct 14 15:25:07 2021 Stefan Rittlivetime (or deadtime) of DRS4 evaluation board
  837   Thu Oct 14 15:19:00 2021 Keita Mizukoshilivetime (or deadtime) of DRS4 evaluation board
  835   Sat Sep 18 15:48:30 2021 Stefan Rittdrs_exam_multi with non-v4 boards, default configuration
  834   Sat Sep 18 15:47:50 2021 Stefan Ritthow to acquire the stop channel with 2x4096 cascading
  833   Thu Sep 16 19:04:06 2021 Patrick Moriishi Freemandrs_exam_multi with non-v4 boards, default configuration
  832   Mon Sep 6 14:42:23 2021 Jiaolonghow to acquire the stop channel with 2x4096 cascading
  831   Tue Aug 10 13:57:09 2021 Mehrpad MonajemC code to read the 4 channel with external trigger
  830   Mon Aug 9 12:50:31 2021 Stefan RittC code to read the 4 channel with external trigger
  829   Wed Jul 14 14:55:09 2021 Mehrpad MonajemC code to read the 4 channel with external trigger
  828   Wed May 5 10:12:44 2021 Stefan Rittrecording only timestamp and amplitude and/or filesize maximum
  827   Tue May 4 21:18:28 2021 Abaz Kryemadhirecording only timestamp and amplitude and/or filesize maximum
  826   Fri Apr 9 21:56:54 2021 Sean QuinnUnexpected noise in muxout: t_samp related?
  825   Fri Apr 9 21:38:59 2021 Stefan RittSpikes/noise sensitive to clock settings?
  824   Fri Apr 9 20:55:28 2021 Stefan RittUnexpected noise in muxout: t_samp related?
  823   Fri Apr 9 20:29:45 2021 Sean QuinnSpikes/noise sensitive to clock settings?
  822   Fri Apr 9 20:22:13 2021 Sean QuinnUnexpected noise in muxout: t_samp related?
  821   Wed Apr 7 08:26:12 2021 Stefan RittUnexpected noise in muxout: t_samp related?
  820   Wed Apr 7 03:29:39 2021 Sean QuinnUnexpected noise in muxout: t_samp related?
  819   Fri Mar 5 09:39:42 2021 Stefan RittTrouble getting PLL to lock
  818   Thu Mar 4 21:36:14 2021 Tom SchneiderTrouble getting PLL to lock
  817   Fri Feb 26 22:52:13 2021 Tom SchneiderTrouble getting PLL to lock
  816   Fri Feb 26 22:12:58 2021 Stefan RittTrouble getting PLL to lock
  815   Fri Feb 26 21:24:39 2021 Tom SchneiderTrouble getting PLL to lock
  814   Fri Feb 26 20:32:25 2021 Stefan RittTrouble getting PLL to lock
  813   Fri Feb 26 18:33:52 2021 Tom SchneiderTrouble getting PLL to lock
  812   Fri Feb 26 17:59:14 2021 Stefan RittTrouble getting PLL to lock
  811   Fri Feb 26 17:05:26 2021 Tom SchneiderTrouble getting PLL to lock
  810   Fri Feb 26 08:52:50 2021 Stefan RittDRS spike removal for multiple waveforms
  809   Thu Feb 25 17:56:39 2021 Matthias PlumDRS spike removal for multiple waveforms
  808   Wed Jan 20 17:37:51 2021 Stefan Rittdrs4 persistence
  807   Wed Jan 20 12:14:49 2021 Taegyu Leedrs4 persistence
  806   Thu Dec 17 11:31:34 2020 Stefan Rittdrs sources on github?
  805   Thu Dec 17 09:29:43 2020 Alex Myczkodrs sources on github?
  804   Wed Oct 28 04:32:19 2020 Seiya NozakiTiming diagram of SROUT/SRIN signal to write/read a write shift register
  803   Tue Oct 27 15:24:38 2020 Stefan RittTiming diagram of SROUT/SRIN signal to write/read a write shift register
  802   Tue Oct 27 15:02:09 2020 Seiya NozakiTiming diagram of SROUT/SRIN signal to write/read a write shift register
  801   Tue Oct 27 13:37:23 2020 Stefan RittTiming diagram of SROUT/SRIN signal to write/read a write shift register
  800   Wed Oct 21 15:03:13 2020 Seiya NozakiTiming diagram of SROUT/SRIN signal to write/read a write shift register
  799   Wed Oct 7 11:17:52 2020 Elmer GrundemanExternal triggering
  798   Wed Oct 7 10:56:03 2020 Stefan RittExternal triggering
  797   Tue Sep 22 17:45:26 2020 Elmer GrundemanExternal triggering
  796   Mon Aug 31 17:17:30 2020 Stefan RittChannel Cascading
  795   Mon Aug 31 16:44:12 2020 Hans SteigerChannel Cascading
  794   Mon Aug 31 10:52:42 2020 Stefan RittDynamic Range Evaluation Board and Software
  793   Sat Aug 29 22:00:30 2020 Hans SteigerDynamic Range Evaluation Board and Software
  792   Tue Jul 28 22:40:44 2020 Razvan Stefan Gorneano board found
  791   Tue May 26 12:44:16 2020 Stefan RittDomino wave
  790   Tue May 26 11:10:27 2020 xgggDomino wave
  789   Mon May 25 03:36:12 2020 Keita MizukoshiDRS4 Evaluation board control tool 'drscl' with macro file
  788   Fri May 22 13:24:51 2020 Stefan RittType check at DOFrame.h in official software
  786   Fri May 22 12:53:33 2020 Stefan RittDRS4 Evaluation board control tool 'drscl' with macro file
  785   Thu May 21 07:38:05 2020 Keita MizukoshiType check at DOFrame.h in official software
  784   Thu May 21 07:18:48 2020 Keita MizukoshiDRS4 Evaluation board control tool 'drscl' with macro file
  783   Mon Mar 23 15:03:28 2020 Ajay KrishnamurthyUSB trigger issue
  782   Fri Oct 25 16:39:07 2019 Stefan RittComputing corrected time from binary data...what is t_0,0?
  781   Wed Oct 23 17:56:26 2019 John JendzurskiComputing corrected time from binary data...what is t_0,0?
  780   Tue Oct 15 08:14:17 2019 Danyanghow to acquire the stop position with channel cascading
  779   Mon Oct 14 15:27:09 2019 Stefan Ritthow to acquire the stop position with channel cascading
  778   Mon Oct 14 13:44:26 2019 Danyanghow to acquire the stop position with channel cascading
  777   Mon Oct 14 12:56:13 2019 Stefan Ritthow to acquire the stop position with channel cascading
  776   Mon Oct 14 11:45:06 2019 Danyanghow to acquire the stop position with channel cascading
  775   Mon Oct 14 10:14:46 2019 Stefan Ritthow to acquire the stop position with channel cascading
  774   Mon Oct 14 09:32:33 2019 Danyanghow to acquire the stop position with channel cascading
  773   Fri Sep 13 15:27:41 2019 Arseny RybnikovScaler / How to modify the firmware to change the scaler integration time
  772   Tue Aug 27 09:14:03 2019 Stefan RittDRS4
  771   Tue Aug 27 08:33:22 2019 chinmay basuDRS4
  770   Tue Aug 20 16:05:21 2019 Bill Ashmanskasshould one deassert DENABLE while writing the write-shift register?
  769   Tue Aug 20 10:44:45 2019 Stefan Rittshould one deassert DENABLE while writing the write-shift register?
  768   Mon Aug 19 23:01:22 2019 Bill Ashmanskasshould one deassert DENABLE while writing the write-shift register?
  767   Sat Jul 20 12:28:14 2019 Stefan RittTrace Impedance
  766   Fri Jul 19 01:37:09 2019 Ismael GarciaTrace Impedance
  765   Thu Jul 18 11:37:56 2019 Stefan RittTrace Impedance
  764   Thu Jul 18 01:03:44 2019 Ismael GarciaTrace Impedance
  763   Mon Jul 15 19:34:25 2019 Brendan PosehnEvaluation Board Test Functionality
  762   Mon Jul 15 17:26:50 2019 Stefan RittEvaluation Board Test Functionality
  761   Sat Jul 13 01:00:15 2019 Brendan PosehnEvaluation Board Test Functionality
  760   Mon Jul 8 14:29:12 2019 Stefan Rittdrs_exam is always reading out a sin wave
  759   Wed Jun 26 15:17:51 2019 Si XieRunning drs_example.cpp
  758   Wed Jun 26 15:10:09 2019 Si Xiedrs_exam is always reading out a sin wave
  757   Wed Jun 26 13:08:42 2019 Stefan Rittdrs_exam is always reading out a sin wave
  756   Tue Jun 25 23:04:29 2019 Si Xiedrs_exam is always reading out a sin wave
  755   Mon Jun 24 23:07:35 2019 Andrew PeckEvaluation firmware wait_vdd state
  754   Fri Jun 21 12:54:47 2019 Stefan RittEvaluation firmware wait_vdd state
  753   Thu Jun 20 01:36:48 2019 Andrew PeckEvaluation firmware wait_vdd state
  752   Fri Apr 12 12:50:18 2019 Stefan Rittmulti-board
  751   Fri Apr 12 09:59:15 2019 Lev Pavlovmulti-board
  750   Fri Apr 12 09:55:50 2019 Stefan Rittmulti-board
  749   Fri Apr 12 09:39:30 2019 Lev Pavlovmulti-board
  748   Thu Mar 14 03:43:49 2019 Deepak SamuelHow to buy DRS evaluation kit
  747   Fri Mar 8 19:35:11 2019 Abaz KryemadhiROOT Macro for newest software
  746   Wed Mar 6 10:09:01 2019 Willy Changdrscl "no board found" in some Win7 or Win8.X PCs
  745   Mon Feb 25 08:48:27 2019 Stefan Rittno board found
  744   Mon Feb 25 08:40:44 2019 Lev Pavlovno board found
  743   Thu Feb 21 09:57:53 2019 Stefan Rittno board found
  742   Thu Feb 21 09:51:24 2019 Lev Pavlovno board found
  740   Wed Feb 20 12:56:56 2019 Stefan Rittmeg?
  739   Wed Feb 20 12:13:44 2019 Lev Pavlovmeg?
  738   Wed Feb 20 08:08:42 2019 Stefan Rittmeg?
  737   Wed Feb 20 08:03:04 2019 Lev Pavlovmeg?
  736   Mon Feb 4 18:18:22 2019 Stefan RittDifferent Distances between the sampling points
  735   Mon Feb 4 17:36:49 2019 Hans SteigerDifferent Distances between the sampling points
  734   Mon Feb 4 16:46:04 2019 Stefan RittDifferent Distances between the sampling points
  733   Mon Feb 4 16:42:08 2019 Hans SteigerDifferent Distances between the sampling points
  732   Sat Feb 2 10:10:22 2019 Stefan RittSaving Rate (only 15Acq/s)
  731   Sat Feb 2 00:13:12 2019 Hans SteigerSaving Rate (only 15Acq/s)
  730   Wed Jan 30 17:08:58 2019 Stefan RittROOT Macro for data acquired with the newest software
  729   Wed Jan 30 08:02:25 2019 Stefan RittDRS4 domino wave stability study
  728   Wed Jan 30 06:51:37 2019 Saurabh NeemaDRS4 domino wave stability study
  727   Tue Jan 29 14:43:44 2019 Abaz KryemadhiROOT Macro for data acquired with the newest software
  726   Thu Nov 8 12:02:34 2018 Davide DepaoliTiming Issue
  725   Thu Nov 8 11:54:33 2018 Stefan RittTiming Issue
  724   Thu Nov 8 11:44:35 2018 Davide DepaoliTiming Issue
  723   Thu Nov 8 09:57:26 2018 Stefan RittPi attenuator on eval board inputs?
  722   Mon Nov 5 17:17:08 2018 Sean QuinnPi attenuator on eval board inputs?
  721   Wed Sep 26 19:21:03 2018 Stefan RittTrigger OUT pulse width variable from 100 us up to 100 ms
  720   Wed Sep 26 18:28:20 2018 Gerard Arino-EstradaTrigger OUT pulse width variable from 100 us up to 100 ms
  Draft   Wed Sep 26 18:25:07 2018 Gerard Arino-EstradaTrigger OUT pulse width variable from 100 us up to 100 ms
  718   Wed Sep 26 14:44:14 2018 Stefan RittTrigger OUT pulse width variable from 100 us up to 100 ms
  717   Sun Sep 23 02:22:46 2018 Gerard Arino-EstradaTrigger OUT pulse width variable from 100 us up to 100 ms
  716   Thu Sep 13 18:09:13 2018 Martin Petriska"Symmetric spikes" fixed
  715   Tue Sep 4 13:04:30 2018 Stefan Ritt"Symmetric spikes" fixed
  714   Mon Sep 3 11:17:26 2018 Martin Petriska"Symmetric spikes" fixed
  713   Tue Aug 21 14:36:44 2018 Stefan RittOptimal readout speed
  712   Tue Aug 14 06:10:49 2018 Stefan RittLatch delay support
  711   Mon Aug 13 19:44:59 2018 Martin PetriskaLatch delay support
  710   Wed Aug 1 00:49:30 2018 Sean QuinnOptimal readout speed
  709   Fri Jul 20 00:44:13 2018 Woon-Seng ChoongEffect of interpolation on timing
  708   Mon Jul 16 19:39:35 2018 Woon-Seng ChoongEffect of interpolation on timing
  707   Fri Jun 29 07:51:33 2018 Stefan RittNegative Bin Width
  706   Thu Jun 28 19:55:45 2018 Woon-Seng ChoongNegative Bin Width
  705   Tue Jun 19 12:54:51 2018 Phan Van ChuanThe data acquisition speed
  704   Tue Jun 19 10:05:50 2018 Stefan RittThe data acquisition speed
  703   Tue Jun 19 06:42:23 2018 Phan Van ChuanThe data acquisition speed
  702   Wed Jun 13 16:34:28 2018 Julian KempMaximum analog input voltage
  701   Wed Jun 13 13:42:47 2018 Stefan RittMaximum analog input voltage
  700   Wed Jun 13 13:23:17 2018 Julian KempMaximum analog input voltage
  699   Fri Jun 8 08:11:05 2018 Stefan Ritt 
  698   Thu Jun 7 16:27:21 2018 Phan Van Chuan 
  697   Thu May 17 13:29:34 2018 Stefan Ritt"Symmetric spikes" fixed
  696   Mon May 14 09:21:29 2018 Alessio BertiWIndows Connection problem with drs507 SOLVED
  695   Wed May 9 14:07:10 2018 Alec ShacklefordWIndows Connection problem with drs507 SOLVED
  694   Wed May 9 09:03:52 2018 Stefan RittManual Rev5.1 Figure 1, optional components
  693   Tue May 8 23:58:35 2018 Sean QuinnManual Rev5.1 Figure 1, optional components
  692   Tue May 8 14:43:03 2018 Stefan RittPeak at 0 mV in traces
  691   Tue May 8 12:15:54 2018 Alessio BertiPeak at 0 mV in traces
  690   Sun May 6 11:45:09 2018 Stefan Rittconfusion about the description in drs.cpp
  689   Sun May 6 08:13:37 2018 chen wenjunconfusion about the description in drs.cpp
  688   Fri May 4 12:11:57 2018 Stefan RittRunning drs_example.cpp
  687   Fri May 4 11:56:08 2018 Stefan RittVoltage and Timing Calibration in drs_exam.cpp
  686   Fri May 4 11:35:20 2018 Stefan RittPeak at 0 mV in traces
  685   Wed May 2 12:23:16 2018 Alessio BertiPeak at 0 mV in traces
  684   Wed May 2 12:12:42 2018 Stefan RittPeak at 0 mV in traces
  683   Wed May 2 10:44:17 2018 Alessio BertiPeak at 0 mV in traces
  682   Wed May 2 09:24:53 2018 Stefan RittDRS4 using drs_exam.cpp to save as binary files
  681   Tue May 1 02:00:40 2018 Hyunseong KimDRS4 using drs_exam.cpp to save as binary files
  680   Tue Apr 17 13:28:23 2018 Stefan RittDRS4 read_binary.cpp
  679   Mon Apr 16 21:21:29 2018 Sobimpe EniolaDRS4 read_binary.cpp
  678   Fri Apr 13 18:14:07 2018 Alessio BertiVoltage and Timing Calibration in drs_exam.cpp
  677   Fri Mar 23 09:39:55 2018 Stefan RittRead the CalibrateWaveform
  676   Thu Mar 22 14:36:01 2018 Phan Van ChuanRead the CalibrateWaveform
  675   Mon Mar 19 16:22:42 2018 Stefan RittROI
  674   Mon Mar 19 15:12:02 2018 Stefan RittRunning drs_example.cpp
  673   Fri Mar 16 14:00:06 2018 Stefan Rittconfusion about the description in drs.cpp
  672   Thu Mar 15 08:44:26 2018 Stefan Rittsub-ms precision timestamps?
  671   Wed Mar 14 09:13:39 2018 chen wenjunconfusion about the description in drs.cpp
  668   Wed Mar 14 00:38:15 2018 Will Flanagansub-ms precision timestamps?
  667   Thu Mar 8 22:54:20 2018 Rodrigo Trindade de MenezesRunning drs_example.cpp
  666   Wed Mar 7 22:49:38 2018 Rodrigo Trindade de MenezesRunning drs_example.cpp
  665   Fri Mar 2 21:05:48 2018 Steven BlockROI
  664   Fri Mar 2 20:17:17 2018 Stefan RittROI
  663   Fri Mar 2 18:08:55 2018 Steven BlockROI
  662   Tue Feb 27 18:12:32 2018 Stefan RittDRS4 Dead times
  661   Tue Feb 27 18:04:18 2018 Steven BlockDRS4 Dead times
  660   Tue Feb 27 17:04:12 2018 Stefan RittDRS4 Dead times
  659   Tue Feb 27 16:34:26 2018 Steven BlockDRS4 Dead times
  658   Tue Feb 27 13:29:47 2018 Stefan RittWIndows Connection problem with drs507 SOLVED
  657   Tue Feb 27 13:17:00 2018 Steven BlockWIndows Connection problem with drs507 SOLVED
  656   Thu Jan 25 08:07:32 2018 chen wenjunproblem with the drscl(drs507)
  655   Thu Jan 25 08:00:16 2018 Stefan Rittproblem with the drscl(drs507)
  654   Thu Jan 25 06:10:52 2018 chen wenjundrscl doesn't find eval board but drsosc does (Windows 7)
  653   Thu Jan 25 05:24:05 2018 chen wenjunproblem with the drscl(drs507)
  652   Wed Jan 17 10:09:09 2018 Stefan RittThe input signals recorded are different with the signal showed in oscilloscope
  651   Wed Jan 17 09:51:16 2018 Tran Cong ThienThe input signals recorded are different with the signal showed in oscilloscope
  650   Wed Dec 20 22:14:35 2017 Stefan Rittcascading -- DRS4 Osci.cpp & DRS.cpp
  649   Wed Dec 20 16:30:45 2017 Yoni Shercascading -- DRS4 Osci.cpp & DRS.cpp
  648   Wed Dec 20 16:21:42 2017 Stefan Rittcascading -- DRS4 Osci.cpp & DRS.cpp
  647   Wed Dec 20 15:30:38 2017 Yoni Shercascading -- DRS4 Osci.cpp & DRS.cpp
  646   Tue Dec 12 13:58:06 2017 Stefan RittExternal trigger using Raspberry Pi
  645   Tue Dec 12 00:25:50 2017 Diego YankelevichExternal trigger using Raspberry Pi
  644   Wed Nov 22 14:52:31 2017 Stefan RittAveraging capabilities
  643   Wed Nov 22 09:19:11 2017 chen wenjun using of the DRS Command Line Interface
  642   Wed Nov 22 09:14:18 2017 Stefan Rittusing of the DRS Command Line Interface
  641   Wed Nov 22 08:58:33 2017 chen wenjun using of the DRS Command Line Interface
  640   Wed Nov 22 08:48:36 2017 Stefan Rittusing of the DRS Command Line Interface
  639   Wed Nov 22 08:31:03 2017 chen wenjun using of the DRS Command Line Interface
  638   Thu Nov 16 02:55:44 2017 Diego YankelevichAveraging capabilities
  637   Fri Nov 3 13:28:04 2017 Stefan RittTriggering using AND
  636   Fri Nov 3 12:11:14 2017 Håkan WennlöfTriggering using AND
  635   Wed Oct 18 11:48:14 2017 Vadym DenysenkoTime offset
  634   Wed Oct 18 09:12:26 2017 Stefan RittTime offset
  633   Tue Oct 17 14:58:58 2017 Vadym DenysenkoTime offset
  632   Mon Oct 16 15:35:22 2017 Stefan RittRaspberry Pi Connection Failure
  631   Fri Oct 13 03:39:01 2017 Jonathan WapmanRaspberry Pi Connection Failure
  630   Mon Oct 2 16:08:05 2017 Stefan RittEvent acquisition pace for irregular timing
  629   Wed Sep 27 16:11:03 2017 Yoni SherEvent acquisition pace for irregular timing
  628   Sun Aug 27 12:44:16 2017 Yuvaraj ElangovanDRS4 version Support
  627   Tue Jul 25 14:47:05 2017 Volodymyr RodinTime output
  626   Fri Jul 21 09:16:02 2017 Volodymyr RodinTime output
  625   Thu Jul 20 13:00:44 2017 Volodymyr RodinDriver installation on Windows 10
  624   Wed Jul 12 20:16:05 2017 Stefan RittTime resolution between boards
  623   Wed Jul 12 04:24:39 2017 Toshihiro NonakaTime resolution between boards
  622   Fri Jul 7 10:31:47 2017 Stefan RittTrigger setting (AND AND) OR (AND AND)
  621   Thu Jul 6 15:10:48 2017 Esperienza GioveTrigger setting (AND AND) OR (AND AND)
  620   Thu Jun 22 21:36:08 2017 Stefan RittAND Trigger problems with 2-3 channels
  619   Fri Jun 16 17:34:20 2017 Laura GonellaDriver installation on Windows 10
  618   Fri Jun 9 09:44:33 2017 Rebecca SchmitzAND Trigger problems with 2-3 channels
  617   Thu Jun 8 15:52:20 2017 Stefan RittAND Trigger problems with 2-3 channels
  616   Thu Jun 8 14:26:23 2017 Rebecca SchmitzAND Trigger problems with 2-3 channels
  615   Tue May 30 21:22:10 2017 Esperienza GioveSetting input range
  614   Tue May 30 21:00:26 2017 Stefan RittSetting input range
  613   Tue May 30 20:45:30 2017 Esperienza GioveSetting input range
  612   Fri May 26 08:48:25 2017 Stefan RittInvalid magic number 0000
  611   Thu May 25 20:20:57 2017 Esperienza GioveInvalid magic number 0000
  610   Thu May 25 20:17:41 2017 Esperienza GioveInvalid magic number 0000
  609   Tue May 23 10:24:47 2017 Stefan RittInvalid magic number 0000
  608   Mon May 22 18:27:56 2017 Esperienza GioveInvalid magic number 0000
  607   Thu Apr 20 06:30:13 2017 Strahinja LukicWave rotation during transfer from the board?
  606   Wed Apr 19 12:17:25 2017 Stefan RittWave rotation during transfer from the board?
  605   Sat Apr 15 03:48:31 2017 Strahinja LukicWave rotation during transfer from the board?
  604   Thu Apr 13 17:10:58 2017 Christian FarinaStand-alone Time Calibration for PSI Board
  603   Thu Apr 13 17:02:01 2017 Stefan RittStand-alone Time Calibration for PSI Board
  602   Thu Apr 13 16:54:32 2017 Christian FarinaStand-alone Time Calibration for PSI Board
  601   Thu Apr 13 16:50:18 2017 Stefan RittStand-alone Time Calibration for PSI Board
  600   Thu Apr 13 16:42:21 2017 Christian FarinaStand-alone Time Calibration for PSI Board
  599   Tue Apr 11 09:41:44 2017 Stefan Rittdrs4 registers behaviour
  598   Tue Apr 11 09:07:33 2017 Giovanni Brunidrs4 registers behaviour
  597   Mon Apr 10 14:05:17 2017 Stefan Rittdrs4 registers behaviour
  596   Mon Apr 10 13:41:41 2017 Giovanni Brunidrs4 registers behaviour
  595   Mon Apr 10 10:50:57 2017 Stefan Rittdrs4 registers behaviour
  594   Mon Apr 10 10:48:03 2017 Stefan RittDRS4 eval board v4 coincidence firmware changes for triger for short pulses
  593   Mon Apr 10 08:50:11 2017 Giovanni Brunidrs4 registers behaviour
  592   Wed Apr 5 12:40:16 2017 Martin PetriskaDRS4 eval board v4 coincidence firmware changes for triger for short pulses
  591   Wed Apr 5 12:28:28 2017 Stefan Rittdrscl doesn't find eval board but drsosc does (Windows 7)
  590   Tue Mar 28 21:53:12 2017 Jim Freemandrscl doesn't find eval board but drsosc does (Windows 7)
  589   Fri Feb 24 18:35:38 2017 Stefan RittPassing parameters to drscl
  588   Fri Feb 24 17:34:28 2017 Tarik ZenginPassing parameters to drscl
  587   Tue Jan 31 08:40:04 2017 Stefan RittLLD and ULD discriminations,
  586   Tue Jan 31 01:37:35 2017 VO HONG HAILLD and ULD discriminations,
  585   Mon Jan 30 16:37:33 2017 Stefan RittAND trigger problems
  584   Sat Jan 28 14:11:58 2017 Danny PetschkeAND trigger problems
  583   Fri Jan 13 13:50:10 2017 Stefan RittDRS software doesn't work under Windows XP SP3
  582   Fri Jan 13 13:16:09 2017 Stefan RittDRS software doesn't work under Windows XP SP3
  581   Fri Jan 13 12:58:22 2017 Gregor KrambergerDRS software doesn't work under Windows XP SP3
  580   Fri Dec 9 04:17:46 2016 Abhishek RajputPotential Incorrect Timing Calibration for DRS4 Data
  579   Fri Dec 2 16:47:37 2016 Stefan RittDRS4 Initiation
  578   Fri Dec 2 15:32:52 2016 samridha kunwarDRS4 Initiation
  577   Wed Nov 30 19:05:24 2016 Stefan RittDRS4 Initiation
  576   Wed Nov 30 17:48:39 2016 samridha kunwarDRS4 Initiation
  575   Wed Nov 30 10:45:29 2016 Stefan RittLong timing between two channels
  574   Wed Nov 30 08:53:58 2016 Stefan RittPotential Incorrect Timing Calibration for DRS4 Data
  573   Tue Nov 29 23:19:06 2016 Abhishek RajputPotential Incorrect Timing Calibration for DRS4 Data
  572   Mon Nov 28 22:28:34 2016 Randall GladenLong timing between two channels
  571   Mon Nov 28 16:52:38 2016 Stefan RittPLL did not lock
  570   Mon Nov 28 16:48:15 2016 Alexey LubinetsPLL did not lock
  569   Thu Nov 24 13:24:26 2016 Stefan RittPotential Incorrect Timing Calibration for DRS4 Data
  568   Thu Nov 24 08:13:23 2016 Stefan RittPLL did not lock
  567   Thu Nov 24 00:40:38 2016 Alexey LubinetsPLL did not lock
  566   Wed Nov 23 08:17:23 2016 Abhishek RajputPotential Incorrect Timing Calibration for DRS4 Data
  565   Mon Nov 21 14:13:32 2016 Stefan RittChannel offsets in GetTime()
  564   Fri Nov 18 16:38:42 2016 Gerard MontarouLabView
  563   Fri Nov 18 05:52:45 2016 Kurtis NishimuraChannel offsets in GetTime()
  562   Thu Nov 10 22:07:40 2016 Stefan RittBreak Statements in DRS4 Binary to ROOT Macro
  561   Thu Nov 10 20:54:45 2016 Christian FarinaMissing Header
  560   Thu Nov 10 19:24:52 2016 Abhishek RajputBreak Statements in DRS4 Binary to ROOT Macro
  558   Thu Nov 10 09:56:04 2016 Stefan RittBreak Statements in DRS4 Binary to ROOT Macro
  557   Thu Nov 10 04:41:24 2016 Abhishek RajputBreak Statements in DRS4 Binary to ROOT Macro
  556   Wed Nov 9 19:49:07 2016 Stefan RittMissing Header
  555   Wed Nov 9 17:19:48 2016 Christian FarinaMissing Header
  554   Tue Nov 8 10:20:52 2016 Stefan RittMissing Header
  553   Fri Nov 4 17:41:03 2016 Christian FarinaMissing Header
  552   Fri Oct 28 15:51:59 2016 Stefan RittProblems with DRS command line
  551   Fri Oct 28 15:02:18 2016 Simon MendischProblems with DRS command line
  550   Thu Oct 27 08:29:26 2016 Stefan RittProblems with DRS command line
  549   Wed Oct 26 21:15:35 2016 Alexey LubinetsProblems with DRS command line
  548   Tue Oct 11 22:11:26 2016 Stefan Ritttime difference between 2 channels only ~30-35ps @ 5GSmples/s
  547   Tue Oct 11 09:20:04 2016 Stefan Ritttime difference between 2 channels only ~30-35ps @ 5GSmples/s
  546   Tue Oct 11 09:04:33 2016 Danny Petschketime difference between 2 channels only ~30-35ps @ 5GSmples/s
  545   Mon Oct 10 12:03:27 2016 Stefan Ritttime difference between 2 channels only ~30-35ps @ 5GSmples/s
  544   Mon Oct 10 11:30:37 2016 Danny Petschketime difference between 2 channels only ~30-35ps @ 5GSmples/s
  543   Sun Oct 9 11:39:18 2016 Stefan Ritttime difference between 2 channels only ~30-35ps @ 5GSmples/s
  542   Sun Oct 9 10:43:35 2016 Danny Petschketime difference between 2 channels only ~30-35ps @ 5GSmples/s
  541   Thu Oct 6 15:23:18 2016 Will Flanagan 
  540   Thu Oct 6 11:18:05 2016 Stefan RittTimestamp for each DRS4 waveform
  539   Wed Oct 5 22:43:29 2016 Will FlanaganTimestamp for each DRS4 waveform
  538   Fri Sep 30 17:03:38 2016 Stefan RittOutput Timing Drifting
  537   Thu Sep 29 17:26:13 2016 Jacob HwangOutput Timing Drifting
  536   Mon Aug 29 12:51:48 2016 Stefan Rittincrement write config register on the fly?
  535   Mon Aug 29 12:18:49 2016 benjamin legeytincrement write config register on the fly?
  534   Mon Aug 29 10:57:33 2016 Stefan Rittincrement write config register on the fly?
  533   Mon Aug 29 09:36:34 2016 benjamin legeytincrement write config register on the fly?
  531   Wed Jun 29 09:10:01 2016 Stefan RittNegative input signals
  530   Wed Jun 15 14:49:00 2016 Stefan Rittproblems of DRS4
  Draft   Sun Jun 12 08:49:54 2016 Michaelproblems of DRS4
  528   Sun Jun 12 08:45:52 2016 Michaelproblems of DRS4
  527   Wed Jun 1 23:16:01 2016 Stefan Rittproblems when stop cell >= 767 ??
  526   Wed Jun 1 22:29:01 2016 Dominik Neiseproblems when stop cell >= 767 ??
  525   Thu May 12 12:38:17 2016 Stefan RittDRS4 Macro to save events
  524   Thu May 12 08:16:41 2016 Stefan RittProblem For Software Download
  523   Thu May 12 05:18:47 2016 YuProblem For Software Download
  522   Wed May 11 15:48:57 2016 SANDJONG Saturnin OrlyProbléme de Calibration de la DRS4
  521   Wed May 11 04:01:14 2016 MaksatDRS4 Macro to save events
  520   Mon May 2 14:31:28 2016 Dmitry Hitstwo DRS4 boards configuration with 2048 samples each
  519   Thu Apr 28 15:47:53 2016 Stefan RittNew software version and binary format
  518   Thu Apr 28 15:46:34 2016 Stefan RittBest settings for time measurements
  517   Wed Apr 27 20:04:12 2016 Abaz KryemadhiBest settings for time measurements
  516   Wed Apr 27 09:51:37 2016 Toshihiro Nonakaserial number problem
  515   Wed Apr 27 09:04:01 2016 Stefan Rittserial number problem
  514   Wed Apr 27 08:14:14 2016 Toshihiro Nonakaserial number problem
  513   Tue Apr 26 13:42:42 2016 Stefan RittDRS4 purchase information
  512   Tue Apr 26 09:54:16 2016 Stefan RittNegative fCellDT values from GetTimeCalibration()
  511   Sat Apr 23 12:33:17 2016 Daniel Stricker-ShaverNegative fCellDT values from GetTimeCalibration()
  509   Thu Apr 21 22:16:43 2016 Kyle WeinfurtherNegative fCellDT values from GetTimeCalibration()
  508   Fri Apr 15 12:58:46 2016 Konstantin GusevDRS4 purchase information
  507   Wed Apr 6 09:46:10 2016 Daniel DribinDRS Oscilloscope freezing after a long run
  506   Wed Apr 6 09:43:52 2016 Daniel DribinDRS Oscilloscope freezing after a long run
  505   Wed Apr 6 09:01:28 2016 Martin PetriskaDRS Oscilloscope freezing after a long run
  504   Wed Apr 6 08:41:08 2016 Stefan RittDRS Oscilloscope freezing after a long run
  503   Tue Apr 5 16:08:59 2016 Stefan RittDRS Oscilloscope freezing after a long run
  502   Mon Apr 4 12:08:15 2016 Stefan RittDRS Oscilloscope freezing after a long run
  501   Mon Apr 4 11:41:26 2016 Daniel DribinDRS Oscilloscope freezing after a long run
  500   Mon Apr 4 11:31:34 2016 Stefan RittDRS Oscilloscope freezing after a long run
  499   Sun Apr 3 22:34:28 2016 Abaz KryemadhiTrigger on the And of a positive and negative signal
  498   Sun Apr 3 22:10:19 2016 Chris ThompsonTrigger on the And of a positive and negative signal
  497   Sat Apr 2 17:22:34 2016 Abaz KryemadhiTrigger on the And of a positive and negative signal
  496   Sat Apr 2 11:41:07 2016 Stefan RittQuestion about timimng calibration
  495   Sat Apr 2 11:21:10 2016 Felix BachmairQuestion about timimng calibration
  494   Fri Apr 1 22:09:07 2016 Chris ThompsonTrigger on the And of a positive and negative signal
  493   Fri Apr 1 01:30:40 2016 Abaz KryemadhiTrigger on the And of a positive and negative signal
  492   Thu Mar 31 20:48:00 2016 Chris ThompsonTrigger on the And of a positive and negative signal
  491   Thu Mar 31 20:38:05 2016 Abaz KryemadhiTrigger on the And of a positive and negative signal
  490   Thu Mar 31 20:34:25 2016 Stefan RittTrigger on the And of a positive and negative signal
  489   Thu Mar 31 19:44:38 2016 Abaz KryemadhiTrigger on the And of a positive and negative signal
  488   Thu Mar 31 19:35:06 2016 Stefan RittTrigger on the And of a positive and negative signal
  487   Thu Mar 31 19:30:26 2016 Abaz KryemadhiTrigger on the And of a positive and negative signal
  486   Tue Mar 22 12:54:41 2016 Stefan Ritt 
  485   Mon Mar 21 10:38:27 2016 Daniel DribinDRS Oscilloscope freezing after a long run
  484   Fri Mar 11 19:50:18 2016 Dominik Neise 
  483   Wed Mar 9 09:57:20 2016 Christian DLabView
  482   Mon Feb 29 14:09:21 2016 Stefan Ritttwo DRS4 boards configuration with 2048 samples each
  481   Mon Feb 29 13:33:06 2016 Dmitry Hitstwo DRS4 boards configuration with 2048 samples each
  480   Mon Feb 29 13:09:29 2016 Stefan Rittbaseline shift
  479   Mon Feb 29 12:58:17 2016 Dmitry Philippovbaseline shift
  478   Tue Feb 16 11:55:54 2016 Martin PetriskaSaving histogram data
  477   Tue Feb 16 11:21:43 2016 Stefan RittSaving histogram data
  476   Fri Jan 15 08:09:00 2016 Stefan RittTriggering of DRS4 in the fastest sampling mode
  475   Thu Jan 14 21:49:37 2016 Chris ThompsonTriggering of DRS4 in the fastest sampling mode
  474   Thu Jan 14 14:11:06 2016 Stefan RittDtap stops toggling after 40msec
  473   Thu Jan 14 14:00:26 2016 mony orbachDtap stops toggling after 40msec
  472   Tue Jan 12 21:02:31 2016 Stefan RittCompiling DRS-exam
  471   Tue Jan 12 17:57:03 2016 Jack BargemannCompiling DRS-exam
  470   Tue Jan 12 16:06:07 2016 Stefan RittUse of Channel Cascading in drs_exam.cpp
  469   Tue Jan 12 15:42:31 2016 Larry ByarsUse of Channel Cascading in drs_exam.cpp
  468   Tue Jan 12 12:57:46 2016 Stefan RittPC software beyond Windows 7
  467   Wed Jan 6 15:51:58 2016 Larry ByarsUse of Channel Cascading in drs_exam.cpp
  466   Wed Dec 30 17:00:00 2015 Stefan RittDtap stops toggling after 40msec
  465   Wed Dec 30 16:25:35 2015 mony orbachDtap stops toggling after 40msec
  464   Mon Dec 28 11:21:54 2015 mony orbachDtap stops toggling after 40msec
  463   Mon Dec 28 11:05:15 2015 Stefan RittDtap stops toggling after 40msec
  462   Sun Dec 27 15:41:32 2015 mony orbachDtap stops toggling after 40msec
  Draft   Sun Dec 27 15:06:59 2015 mony orbachDtap stops toggling after 40msec
  460   Thu Dec 24 12:45:41 2015 Stefan RittDtap stops toggling after 40msec
  459   Thu Dec 24 10:51:31 2015 mony orbachDtap stops toggling after 40msec
  458   Wed Dec 23 15:48:42 2015 Stefan RittDtap stops toggling after 40msec
  457   Wed Dec 23 15:38:14 2015 mony orbachDtap stops toggling after 40msec
  456   Sat Dec 5 03:21:21 2015 Chris ThompsonPC software beyond Windows 7
  455   Sat Dec 5 02:39:20 2015 Chris ThompsonPC software beyond Windows 7
  454   Thu Nov 26 18:59:27 2015 Robert AdamsSaving histogram data
  453   Wed Nov 25 17:36:25 2015 Chris ThompsonPC software beyond Windows 7
  452   Wed Nov 25 08:20:47 2015 Stefan RittPC software beyond Windows 7
  451   Wed Nov 25 02:52:35 2015 Chris ThompsonPC software beyond Windows 7
  450   Thu Nov 5 00:18:42 2015 Will FlanaganLatest macro for DRS4 V5
  449   Wed Nov 4 15:40:10 2015 Stefan RittLatest macro for DRS4 V5
  448   Tue Nov 3 23:15:38 2015 Will FlanaganLatest macro for DRS4 V5
  447   Tue Nov 3 22:37:56 2015 Will FlanaganLatest macro for DRS4 V5
  Draft   Wed Oct 7 13:06:34 2015 Ilja BekmanVoltage Calibration with signal on the input
  445   Wed Aug 19 15:07:53 2015 Martin PetriskaQtPALS
  444   Fri Aug 7 20:32:15 2015 Felix BachmairDRS4
  443   Fri Aug 7 18:41:37 2015 danteDRS4
  442   Thu Jul 23 13:46:12 2015 Stefan RittMeasure the time between different samples
  441   Mon Jul 20 09:25:38 2015 Chenfei YangMeasure the time between different samples
  440   Tue Jul 7 09:29:21 2015 Felix BachmairCreation of Object files
  439   Mon Jul 6 19:25:27 2015 Stefan RittCreation of Object files
  438   Mon Jul 6 11:30:56 2015 Felix BachmairCreation of Object files
  437   Fri Jul 3 17:13:27 2015 Stefan RittCreation of Object files
  436   Thu Jul 2 13:20:51 2015 Felix BachmairCreation of Object files
  435   Thu Jul 2 08:53:17 2015 Felix BachmairIssue with Trigger rates below ~100Hz
  434   Fri Jun 19 12:32:10 2015 Gregor Krambergerdrs 5.03 and windows 8.1
  433   Thu Jun 18 17:33:05 2015 Gregor Krambergerdrs 5.03 and windows 8.1
  432   Tue Jun 16 22:26:41 2015 Stefan RittDRS4 Evaluation Board Osc Application
  431   Tue Jun 16 20:45:54 2015 Michael BuadelkDRS4 Evaluation Board Osc Application
  430   Fri Jun 5 13:32:03 2015 Stefan RittDRS4 firmware UCF constraints
  429   Fri Jun 5 13:29:55 2015 Stefan RittDRS4 firmware UCF constraints
  428   Fri Jun 5 13:15:35 2015 Felix BachmairDRS4 firmware UCF constraints
  427   Fri Jun 5 12:07:38 2015 Stefan RittDRS4 firmware UCF constraints
  426   Wed Jun 3 09:07:38 2015 Stefan RittPeculiar behavior of time values for Rev5 DRS4 EB
  425   Tue May 26 11:27:27 2015 Felix BachmairDRS4 firmware UCF constraints
  424   Sun May 24 09:34:27 2015 Peter SteinbergPeculiar behavior of time values for Rev5 DRS4 EB
  423   Sat May 23 11:03:20 2015 Felix BachmairIssue with Trigger rates below ~100Hz
  422   Fri May 22 14:25:45 2015 Stefan RittDRS4 firmware UCF constraints
  421   Tue May 19 14:14:45 2015 Ilja BekmanDRS4 firmware UCF constraints
  420   Wed May 13 16:25:24 2015 Stefan Ritttransparent-mode voltage
  419   Wed May 13 16:13:07 2015 Chenfei Yangtransparent-mode voltage
  418   Wed May 13 12:52:22 2015 Chenfei Yangtransparent-mode voltage
  417   Wed May 13 12:34:49 2015 Stefan Ritttransparent-mode voltage
  416   Wed May 13 10:27:43 2015 Chenfei Yangtransparent-mode voltage
  415   Wed May 13 10:16:40 2015 Stefan Ritttransparent-mode voltage
  414   Wed May 13 09:55:09 2015 Chenfei Yangtransparent-mode voltage
  413   Wed May 13 09:45:51 2015 Stefan Ritttransparent-mode voltage
  412   Wed May 13 09:31:18 2015 Chenfei Yangtransparent-mode voltage
  411   Wed May 13 08:19:53 2015 Stefan RittGetting Trigger Source
  410   Wed May 13 01:07:36 2015 Cosmin DeaconuDRS4 Evaluation Board + Powered USB Hub
  409   Wed May 13 00:52:51 2015 Cosmin DeaconuGetting Trigger Source
  408   Tue Apr 21 13:06:39 2015 Stefan RittDRS4 Evaluation Board Baseline/Voltage Calibration
  407   Tue Apr 21 13:03:38 2015 Daniel Stricker-ShaverDRS4 Evaluation Board Baseline/Voltage Calibration
  406   Tue Apr 21 12:52:18 2015 Stefan RittDRS4 Evaluation Board Baseline/Voltage Calibration
  405   Tue Apr 21 12:01:45 2015 Stefan Ritt DRSBoard::SetTriggerSource
  404   Mon Apr 20 13:08:24 2015 Stefan RittClock settings in daisy chain DAQ
  403   Fri Apr 17 10:07:38 2015 Simon WeingartenClock settings in daisy chain DAQ
  402   Thu Apr 9 11:46:33 2015 Felix Bachmair DRSBoard::SetTriggerSource
  401   Sun Apr 5 22:16:48 2015 Julien WulfDRS4 Evaluation Board Baseline/Voltage Calibration
  400   Thu Mar 19 07:37:52 2015 Daniel Stricker-ShaverRunning 2 instances of a DRS DAQ program
  399   Tue Mar 17 02:53:26 2015 Stefan RittRunning 2 instances of a DRS DAQ program
  398   Mon Mar 16 16:07:39 2015 Hermann-Josef MathesRunning 2 instances of a DRS DAQ program
  397   Fri Feb 13 10:12:16 2015 Andrzej Grzeszczukdrs4 and root
  396   Fri Jan 16 14:12:19 2015 Stefan RittMac OSX Yosemite 10.10
  395   Fri Jan 16 13:29:05 2015 Rainer HentgesMac OSX Yosemite 10.10
  394   Tue Nov 25 14:06:34 2014 Stefan RittRaspberry Pi drsosc does not exit properly
  393   Mon Nov 17 16:36:18 2014 Mickey ChiuRaspberry Pi drsosc does not exit properly
  392   Sun Oct 19 14:36:54 2014 Chris Tullycoverting the xml file format into binary
  391   Thu Oct 16 16:16:12 2014 Stefan Rittbinary files time calibration header in drs-5.0.2
  390   Thu Oct 16 16:15:16 2014 Stefan Rittbinary files with more than 4 drs board ver. 5.0.2
  389   Wed Oct 15 12:15:58 2014 Stefan RittClock settings in daisy chain DAQ
  388   Wed Oct 15 11:34:43 2014 Simon WeingartenClock settings in daisy chain DAQ
  387   Wed Oct 15 10:52:58 2014 Stefan RittClock settings in daisy chain DAQ
  386   Wed Oct 15 10:14:32 2014 Simon WeingartenClock settings in daisy chain DAQ
  385   Tue Oct 14 16:51:37 2014 Stephane DebieuxUSB Microcontroller firmware
  384   Tue Oct 14 16:38:14 2014 Stefan RittUSB Microcontroller firmware
  383   Tue Oct 14 16:34:45 2014 Stephane DebieuxUSB Microcontroller firmware
  382   Tue Oct 14 16:29:12 2014 Stefan RittUSB Microcontroller firmware
  381   Tue Oct 14 16:21:07 2014 Stephane DebieuxUSB Microcontroller firmware
  380   Mon Oct 13 17:14:58 2014 Stefan RittUSB Microcontroller firmware
  379   Mon Oct 13 17:08:40 2014 Stephane DebieuxUSB Microcontroller firmware
  378   Mon Oct 13 16:46:56 2014 Stefan RittUSB Microcontroller firmware
  377   Tue Oct 7 14:09:02 2014 Stephane DebieuxUSB Microcontroller firmware
  376   Mon Sep 22 15:04:37 2014 Stefan RittTiming Calibration Fail
  375   Mon Sep 22 14:52:21 2014 Stefan Rittcompilation error for v5.0.2
  374   Mon Sep 15 16:24:41 2014 Hannes WachterTiming Calibration Fail
  373   Fri Sep 12 16:38:24 2014 Dmitry Hitscompilation error for v5.0.2
  372   Fri Sep 12 16:08:49 2014 Stefan Rittcompilation error for v5.0.2
  371   Fri Sep 12 14:57:22 2014 Dmitry Hitscompilation error for v5.0.2
  370   Fri Sep 12 13:41:43 2014 Stefan Rittsynchronizing two DRS4 evaluation boards readout with one computer
  369   Fri Sep 12 13:37:42 2014 Dmitry Hitssynchronizing two DRS4 evaluation boards readout with one computer
  368   Fri Sep 12 13:00:04 2014 Stefan Rittsynchronizing two DRS4 evaluation boards readout with one computer
  367   Fri Sep 12 11:52:21 2014 Dmitry Hitssynchronizing two DRS4 evaluation boards readout with one computer
  366   Tue Aug 26 14:16:26 2014 Roman Gredigbinary files with more than 4 drs board ver. 5.0.2
  365   Tue Aug 26 12:32:21 2014 Stefan Ritt10GSps on DRS4 Evm with delay cables
  364   Thu Aug 21 11:03:36 2014 Martin Petriska10GSps on DRS4 Evm with delay cables
  363   Wed Aug 13 20:17:19 2014 Roman Gredigbinary files time calibration header in drs-5.0.2
  362   Wed Jul 30 17:05:38 2014 Stefan Rittdrsosc binary to cern ROOT file conversion
  361   Wed Jul 30 17:05:06 2014 Stefan RittROOT program to decode binary data from DRSOsc
  360   Wed Jul 30 11:38:58 2014 Tsutomu NagayoshiSampling speed of DRS4 Board ver4
  359   Wed Jul 16 12:10:19 2014 Stefan Rittchange cascading from 1024 to 2048 bins for each input channel
  358   Mon Jul 14 19:03:05 2014 Yves Biangachange cascading from 1024 to 2048 bins for each input channel
  357   Fri Jun 27 11:23:19 2014 ChengMing Dudrsosc binary to cern ROOT file conversion
  356   Mon Jun 16 15:35:59 2014 Osip LishilinAnnouncement of new Evaluation Board V5
  355   Thu Jun 12 17:16:13 2014 Stefan RittCalibrationWaveform
  354   Thu Jun 12 12:46:00 2014 Stefan RittDRS eval bord v5 Timing
  353   Thu Jun 12 12:40:03 2014 Roman GredigDRS eval bord v5 Timing
  352   Wed Jun 11 11:13:50 2014 Stefan RittAnnouncement of new Evaluation Board V5
  351   Mon Jun 9 12:03:26 2014 Osip LishilinAnnouncement of new Evaluation Board V5
  350   Thu May 29 04:22:43 2014 Toshihiro NonakaCalibrationWaveform
  349   Tue May 27 16:07:17 2014 Stefan RittSpikes in DRS4 data on custom baord.
  348   Tue May 27 13:46:18 2014 Dominik NeiseSpikes in DRS4 data on custom baord.
  347   Mon May 19 08:04:57 2014 Stefan Rittsimultaneous writing and reading with region of interest mode?
  346   Fri May 16 14:04:47 2014 Benjamin LeGeytsimultaneous writing and reading with region of interest mode?
  345   Tue May 13 23:08:50 2014 Stefan Rittdrsosc binary to cern ROOT file conversion
  344   Tue May 13 22:03:47 2014 Luka Pavelicdrsosc binary to cern ROOT file conversion
  343   Tue May 13 19:39:36 2014 Stefan Rittdrsosc binary to cern ROOT file conversion
  342   Tue May 13 19:34:58 2014 Luka Pavelicdrsosc binary to cern ROOT file conversion
  341   Thu Apr 24 23:03:25 2014 Carlo Stelladrs_exam project fail to compile
  340   Thu Apr 17 12:02:28 2014 Wang The first channel is wrong.
  339   Wed Apr 16 10:24:55 2014 Stefan RittDRS4 Evalboard V5 with Windows7Pro64bit
  338   Wed Apr 16 08:30:32 2014 Stefan Rittwhy is the first channel output error?
  337   Wed Apr 16 08:20:36 2014 Stefan Rittdrs_exam project fail to compile
  336   Wed Apr 16 03:22:43 2014 Wang why is the first channel output error?
  335   Tue Apr 15 18:35:41 2014 Carlo Stelladrs_exam project fail to compile
  334   Thu Apr 10 14:45:12 2014 Roman GredigDRS4 Evalboard V5 with Windows7Pro64bit
  333   Thu Mar 6 11:12:44 2014 Stefan RittSoftware drs-5.0.0 fails to compile (drsosc)
  332   Wed Mar 5 21:54:13 2014 Hermann-Josef MathesSoftware drs-5.0.0 fails to compile (drsosc)
  331   Tue Feb 18 14:12:37 2014 Stefan RittAnnouncement of new Evaluation Board V5
  330   Wed Feb 5 13:41:42 2014 Stefan RittRepeated time calibration
  329   Wed Jan 15 17:37:21 2014 Stefan RittDRS4 installation on Windows 8 issues
  328   Wed Jan 15 17:34:55 2014 Stefan RittDRS4 v2.0 Eval Board running on higher versions of DRS Oscilloscope program
  327   Wed Jan 15 17:11:14 2014 Stefan RittSome bug fixes and questions
  326   Wed Jan 15 17:02:58 2014 Stefan RittSome bug fixes and questions
  325   Wed Jan 15 16:15:00 2014 Stefan RittSome bug fixes and questions
  324   Wed Jan 15 15:48:55 2014 Stefan RittUSB connection stops
  323   Wed Jan 15 14:20:51 2014 Stefan RittAnnouncement of new Evaluation Board V5
  322   Thu Jan 9 11:02:46 2014 Stefan Rittv5 software with v4 board calibration
  321   Thu Jan 9 10:58:19 2014 Martin Petriskav5 software with v4 board calibration
  320   Tue Dec 17 08:45:32 2013 Stefan Rittsynchronisation of readouts of two boards for offline analysis
  319   Mon Dec 16 11:09:25 2013 Dmitry Hitssynchronisation of readouts of two boards for offline analysis
  318   Fri Dec 13 11:37:58 2013 Stefan Rittinput protection in DRS4 evaluation board
  317   Fri Dec 13 10:37:18 2013 Dmitry Hitsinput protection in DRS4 evaluation board
  316   Tue Dec 10 14:54:46 2013 Stefan Rittmeasurement range
  315   Tue Dec 10 14:48:42 2013 ismail okan atakisimeasurement range
  314   Tue Nov 26 15:38:13 2013 Stefan Rittreducing sampling speed
  313   Tue Nov 26 15:36:39 2013 Dmitry Hitsreducing sampling speed
  312   Thu Nov 21 14:45:56 2013 Stefan RittCascading of channels
  311   Thu Nov 21 14:35:57 2013 SchabloCascading of channels
  310   Wed Nov 20 08:16:10 2013 Stefan RittDRSOsc at Mac OS X Mavericks
  309   Tue Nov 19 21:49:37 2013 Andriy ZatserklyaniyDRSOsc at Mac OS X Mavericks
  308   Tue Nov 19 09:09:01 2013 Stefan RittDRSOsc at Mac OS X Mavericks
  307   Tue Nov 19 04:33:22 2013 Andriy ZatserklyaniyDRSOsc at Mac OS X Mavericks
  306   Mon Nov 18 16:00:26 2013 Stefan Rittsynchronisation of readouts of two boards for offline analysis
  305   Mon Nov 18 15:49:01 2013 Dmitry Hitssynchronisation of readouts of two boards for offline analysis
  304   Mon Nov 18 11:20:15 2013 Dmitry Hitsflickering screen for drsosc
  303   Thu Nov 14 12:51:56 2013 Stefan RittCascading of channels
  302   Thu Nov 14 11:39:06 2013 SchabloCascading of channels
  301   Wed Nov 6 16:35:42 2013 Stefan Ritt 
  300   Wed Nov 6 12:25:31 2013 Stefan Rittflickering screen for drsosc
  299   Wed Nov 6 11:53:28 2013 Dmitry Hitsflickering screen for drsosc
  298   Mon Oct 21 14:43:21 2013 Stephane DebieuxDRS4 analog outputs - interfacing DRS4 to AD9222 ADC
  297   Wed Sep 25 14:42:00 2013 Akira OkumuraUSB connection stops
  296   Mon Sep 23 09:51:48 2013 Andrzej RychterSampling Frequency: DRS4 eval board
  295   Mon Sep 23 09:26:56 2013 Stefan RittSampling Frequency: DRS4 eval board
  294   Mon Sep 23 09:22:52 2013 Andrzej RychterSampling Frequency: DRS4 eval board
  293   Wed Sep 11 02:41:28 2013 Andrey KuznetsovUSB connection stops
  292   Tue Sep 10 10:31:30 2013 Akira OkumuraUSB connection stops
  291   Mon Sep 9 06:49:36 2013 Andrey KuznetsovSome bug fixes and questions
  290   Thu Sep 5 10:01:00 2013 Andrey KuznetsovSome bug fixes and questions
  289   Wed Aug 28 13:07:51 2013 Andrey KuznetsovSome bug fixes and questions
  288   Wed Aug 28 04:05:48 2013 lengchongyang 
  287   Tue Aug 27 16:14:49 2013 lengchongyang 
  286   Mon Aug 12 22:18:39 2013 Stefan Rittadd an average ability to the Scope
  285   Mon Aug 12 15:08:17 2013 tmiron alonadd an average ability to the Scope
  284   Wed Aug 7 15:20:33 2013 Hermann-Josef MathesRepeated time calibration
  283   Wed Aug 7 15:10:57 2013 Stefan RittRepeated time calibration
  282   Wed Aug 7 15:05:59 2013 Hermann-Josef MathesRepeated time calibration
  281   Mon Jul 29 06:04:45 2013 Stefan Rittadd an average ability to the Scope
  280   Sun Jul 28 09:52:25 2013 tmiron alonadd an average ability to the Scope
  279   Thu Jul 25 01:31:29 2013 Andrey KuznetsovEvaluation Board Behavior
  278   Tue Jul 23 22:42:31 2013 alonziEvaluation Board Behavior
  277   Tue Jul 23 22:35:08 2013 Stefan RittEvaluation Board Behavior
  276   Tue Jul 23 22:31:08 2013 alonziEvaluation Board Behavior
  275   Tue Jul 16 16:25:43 2013 Stefan Rittadd an average ability to the Scope
  274   Tue Jul 16 10:02:28 2013 tmiron alonadd an average ability to the Scope
  273   Tue Jul 9 14:00:49 2013 Dmitry Hitscannot save in binary format
  272   Tue Jul 9 12:23:06 2013 Stefan Rittcannot save in binary format
  271   Tue Jul 9 11:40:00 2013 Dmitry Hitscannot save in binary format
  270   Sat Jul 6 06:10:38 2013 Stefan RittMissing methods in drs-4.0.1.tar.gz
  269   Fri Jul 5 12:46:45 2013 Hermann-Josef MathesMissing methods in drs-4.0.1.tar.gz
  268   Thu Jul 4 10:14:32 2013 Stefan Rittadd an average ability to the Scope
  267   Thu Jul 4 10:01:06 2013 tmiron alonadd an average ability to the Scope
  266   Thu Jul 4 09:17:31 2013 Stefan Rittadd an average ability to the Scope
  265   Thu Jul 4 09:07:24 2013 tmiron alonadd an average ability to the Scope
  264   Thu Jul 4 08:54:25 2013 Stefan Rittadd an average ability to the Scope
  263   Thu Jul 4 08:32:11 2013 tmiron alonadd an average ability to the Scope
  262   Tue Jun 18 14:19:39 2013 Stefan RittROOT program to decode binary data from DRSOsc
  261   Mon Jun 10 16:24:21 2013 Stefan Rittadd an average ability to the Scope
  260   Mon Jun 10 14:09:13 2013 tmiron alonadd an average ability to the Scope
  259   Fri Jun 7 11:44:17 2013 tmiron alonthank you
  258   Fri Jun 7 10:22:48 2013 Stefan Ritt 
  257   Sun May 26 13:08:52 2013 tmiron alon 
  256   Sat May 25 21:03:22 2013 Stefan RittDRS4- analog pulse counting
  255   Sat May 25 12:45:46 2013 Enrico Contimac osx 10.6
  254   Fri May 24 18:20:14 2013 Stefan Rittmac osx 10.6
  253   Fri May 24 17:58:07 2013 Enrico Contimac osx 10.6
  252   Tue May 21 18:30:11 2013 Enrico Contimac osx 10.6
  251   Tue May 21 17:51:09 2013 Stefan Rittmac osx 10.6
  250   Tue May 21 17:48:45 2013 Enrico Contimac osx 10.6
  249   Tue May 21 17:45:05 2013 Enrico Contimac osx 10.6
  248   Tue May 21 13:32:13 2013 Martin Petriskamac osx 10.6
  247   Tue May 21 13:25:41 2013 Stefan Rittmac osx 10.6
  246   Tue May 21 12:39:00 2013 Enrico Contimac osx 10.6
  245   Mon May 20 08:42:16 2013 Osip LishilinDRS4- analog pulse counting
  244   Wed May 8 19:50:01 2013 Andrey KuznetsovDRS4 installation on Windows 8 issues
  243   Wed May 8 06:07:52 2013 Andrey KuznetsovDRS4 v2.0 Eval Board running on higher versions of DRS Oscilloscope program
  242   Mon Apr 22 15:52:53 2013 Stefan Ritteffect of jitter/alignment between SRCLK and ADC clock
  241   Mon Apr 22 15:33:28 2013 Benjamin LeGeyteffect of jitter/alignment between SRCLK and ADC clock
  240   Fri Apr 12 08:38:17 2013 Stefan Rittcode/details for optimal DRS4 timing calibration?
  239   Fri Apr 12 08:25:05 2013 Stefan Rittcascading -- DRS4 Osci.cpp & DRS.cpp
  238   Thu Apr 11 23:32:57 2013 Jill Russekcascading -- DRS4 Osci.cpp & DRS.cpp
  237   Thu Apr 11 22:41:13 2013 Bill Ashmanskascode/details for optimal DRS4 timing calibration?
  236   Thu Apr 11 08:39:12 2013 Stefan Rittcascading -- DRS4 Osci.cpp & DRS.cpp
  235   Wed Apr 10 22:41:21 2013 Jill Russekcascading -- DRS4 Osci.cpp & DRS.cpp
  234   Mon Apr 8 18:11:02 2013 Dmitry Hitsbinary to root
  233   Fri Apr 5 08:54:37 2013 Stefan Rittcascading -- DRS4 Osci.cpp & DRS.cpp
  232   Fri Apr 5 02:21:33 2013 Jill Russekcascading -- DRS4 Osci.cpp & DRS.cpp
  231   Thu Apr 4 11:32:21 2013 Stefan Rittcascading -- DRS4 Osci.cpp & DRS.cpp
  230   Thu Apr 4 11:21:04 2013 Stefan RittDifferences in Source Code
  229   Tue Mar 26 01:17:59 2013 Jill Russekcascading -- DRS4 Osci.cpp & DRS.cpp
  228   Mon Mar 25 11:12:53 2013 Georg WinnerDifferences in Source Code
  227   Wed Mar 6 13:08:03 2013 Stefan RittChip Test - Cell Error
  226   Wed Mar 6 12:37:14 2013 Stefan RittDRS4- analog pulse counting
  225   Wed Mar 6 12:35:38 2013 Osip LishilinDRS4- analog pulse counting
  224   Thu Feb 28 12:58:44 2013 Stefan Rittclock and trigger outs
  223   Thu Feb 28 10:47:14 2013 Dmitry Hitsclock and trigger outs
  222   Wed Feb 27 13:47:32 2013 Georg WinnerChip Test - Cell Error
  220   Fri Feb 22 11:56:57 2013 Stefan RittDRS4 trigger, different polarity
  219   Fri Feb 22 11:46:17 2013 Yury GolodDRS4 trigger, different polarity
  218   Wed Feb 13 17:03:53 2013 Stefan RittNonuniform sampling
  217   Wed Feb 13 16:58:40 2013 Martin PetriskaNonuniform sampling
  216   Tue Feb 5 14:38:35 2013 Stefan Rittvariation of sampling capacitors
  215   Fri Feb 1 17:43:48 2013 Jinhong Wangvariation of sampling capacitors
  214   Thu Dec 27 18:15:14 2012 Jinhong Wangvariation of sampling capacitors
  213   Thu Dec 27 09:49:17 2012 Stefan Rittvariation of sampling capacitors
  212   Thu Dec 27 00:12:12 2012 Jinhong Wangvariation of sampling capacitors
  211   Fri Dec 14 21:49:29 2012 Stefan RittEVM rev4 board trigger change and drs_example
  210   Fri Dec 14 10:07:54 2012 EvgeniDRS-4 trigger
  209   Fri Dec 14 10:07:14 2012 EvgeniDRS-4 trigger
  208   Fri Dec 14 08:42:53 2012 Stefan RittDRS-4 trigger
  207   Thu Dec 13 19:49:47 2012 EvgeniDRS-4 trigger
  206   Thu Dec 13 12:14:35 2012 Stefan RittDRS-4 trigger
  205   Thu Dec 13 12:03:29 2012 EvgeniDRS-4 trigger
  204   Thu Dec 6 09:23:36 2012 Martin PetriskaEVM rev4 board trigger change and drs_example
  203   Tue Dec 4 09:55:43 2012 Stefan RittQuestion of drs4 using
  202   Tue Dec 4 09:50:11 2012 Zhongwei DuQuestion of drs4 using
  201   Tue Dec 4 09:39:44 2012 Stefan RittQuestion of drs4 using
  200   Tue Dec 4 09:24:22 2012 Zhongwei DuQuestion of drs4 using
  199   Mon Dec 3 11:40:35 2012 Gyuhee KimAnother question about using multi boards.
  198   Mon Dec 3 09:18:09 2012 Stefan RittAnother question about using multi boards.
  197   Mon Dec 3 08:32:28 2012 Gyuhee KimAnother question about using multi boards.
  196   Wed Nov 28 16:54:46 2012 Stefan RittDRS Oscilloscope for Raspberry Pi and Mac OSX 10.8
  195   Wed Nov 21 08:48:00 2012 Gyuhee KimQuestion for using Multi board
  194   Wed Nov 21 08:38:26 2012 Stefan RittQuestion for using Multi board
  193   Wed Nov 21 08:34:52 2012 Gyuhee KimQuestion for using Multi board
  192   Tue Nov 13 11:26:32 2012 Stefan RittGetWave
  191   Thu Nov 1 20:46:53 2012 hongwei yangDRS4 firmware
  190   Thu Nov 1 20:32:03 2012 Stefan RittDRS4 firmware
  189   Thu Nov 1 20:25:53 2012 hongwei yangDRS4 firmware
  188   Thu Nov 1 20:21:44 2012 hongwei yangDRS4 firmware
  187   Thu Nov 1 20:17:42 2012 Stefan RittDRS4 firmware
  186   Thu Nov 1 20:08:33 2012 hongwei yangDRS4 firmware
  185   Mon Oct 29 18:30:28 2012 Martin PetriskaGetWave
  184   Fri Oct 12 14:09:37 2012 Stefan RittDRS abbreviation
  183   Fri Oct 12 14:06:04 2012 Moritz von WitzlebenDRS abbreviation
  182   Thu Oct 4 21:07:27 2012 Zach MillerDRS5
  181   Thu Oct 4 20:59:18 2012 Stefan RittDRS5
  180   Thu Oct 4 20:50:36 2012 Zach MillerDRS5
  179   Wed Aug 29 16:57:49 2012 Zach MillerDRS-4.0.0 DOScreen.cpp
  178   Wed Aug 29 16:45:36 2012 Stefan RittDRS-4.0.0 DOScreen.cpp
  177   Wed Aug 29 16:42:42 2012 Zach MillerDRS-4.0.0 DOScreen.cpp
  176   Wed Aug 29 10:52:44 2012 Stefan RittDRS-4.0.0 DOScreen.cpp
  175   Tue Aug 28 17:52:45 2012 Zach MillerDRS-4.0.0 DOScreen.cpp
  174   Mon Aug 6 02:44:00 2012 Stefan RittCalculation of loop filter parameters (R,C1and C1) for 1 GHz
  173   Wed Aug 1 17:42:32 2012 Mayank S. RajguruCalculation of loop filter parameters (R,C1and C1) for 1 GHz
  172   Wed Jul 11 10:04:51 2012 Ivan PetrovProblem compiling drs_exam.cpp on windows
  171   Tue Jul 10 13:15:00 2012 Stefan RittProblem compiling drs_exam.cpp on windows
  170   Mon Jul 9 14:14:48 2012 Ivan PetrovProblem compiling drs_exam.cpp on windows
  169   Mon Jun 25 14:21:13 2012 Stefan Ritttriger for measuring time between pulses in channels
  168   Sat Jun 23 00:29:52 2012 Andrey Kuznetsovtriger for measuring time between pulses in channels
  167   Wed Jun 20 14:44:38 2012 Stefan Ritttriger for measuring time between pulses in channels
  166   Wed Jun 20 14:36:01 2012 Ivan Petrovtriger for measuring time between pulses in channels
  165   Wed Jun 20 12:45:05 2012 Stefan Ritttriger for measuring time between pulses in channels
  164   Wed Jun 20 10:40:21 2012 Ivan Petrovtriger for measuring time between pulses in channels
  163   Wed Apr 25 13:42:37 2012 Stefan RittDRS4 Initialization
  162   Mon Apr 23 10:38:51 2012 Guillaume BlanchardDRS4 Initialization
  161   Wed Mar 21 09:39:33 2012 Stefan Ritttriger for measuring time between pulses in channels
  160   Wed Mar 21 09:33:00 2012 Martin Petriskatriger for measuring time between pulses in channels
  159   Tue Mar 20 16:33:50 2012 Stefan Ritttriger for measuring time between pulses in channels
  158   Tue Mar 20 16:23:33 2012 Martin Petriskatriger for measuring time between pulses in channels
  157   Thu Mar 1 19:22:26 2012 Stefan RittDRS4- analog pulse counting
  156   Wed Feb 29 06:46:47 2012 SonalDRS4- analog pulse counting
  155   Fri Feb 24 15:52:43 2012 Stefan RittDRS4- analog pulse counting
  154   Wed Feb 22 11:36:51 2012 sonalDRS4- analog pulse counting
  153   Wed Feb 15 18:08:13 2012 Yuji IwaiEvaluation Board v4 Trigger/Clock Connectors
  152   Mon Feb 6 08:15:38 2012 Stefan Rittwhat sort of detectors for physical experiment the DRS4 used?
  151   Sat Feb 4 11:59:26 2012 Zhongwei Duwhat sort of detectors for physical experiment the DRS4 used?
  150   Tue Jan 31 08:10:37 2012 Stefan RittIEEE Real Time 2012 Call for Abstracts
  149   Thu Jan 26 10:05:57 2012 Ravindra Raghunath ShindeDRS4 Rev2.0 for analog pulse counting
  148   Thu Jan 26 09:49:38 2012 Stefan RittDRS4 Rev2.0 for analog pulse counting
  147   Thu Jan 26 09:44:34 2012 Ravindra Raghunath ShindeDRS4 Rev2.0 for analog pulse counting
  146   Thu Jan 26 09:15:42 2012 Stefan RittDRS4 Rev2.0 for analog pulse counting
  145   Thu Jan 26 09:12:03 2012 Ravindra Raghunath ShindeDRS4 Rev2.0 for analog pulse counting
  144   Fri Jan 20 23:50:39 2012 Heejong Kimdrs_exam.cpp for evaluation board version 4
  143   Fri Jan 20 08:09:38 2012 Stefan Rittdrs_exam.cpp for evaluation board version 4
  142   Thu Jan 19 23:26:26 2012 Heejong Kimdrs_exam.cpp for evaluation board version 4
  141   Wed Dec 14 08:55:29 2011 Stefan RittSynchronization Delay in the Firmware for 8051 Controller
  140   Wed Dec 14 00:44:37 2011 Hao HuanSynchronization Delay in the Firmware for 8051 Controller
  139   Mon Dec 12 16:43:04 2011 Stefan RittDC coupled DRS4 input stage
  138   Fri Dec 9 17:45:48 2011 Michael BükerFixes to DOScreen.cpp for recent built on linux
  137   Tue Nov 1 11:07:02 2011 Stefan RittHow to link PMT
  136   Mon Oct 31 09:15:02 2011 Zhongwei DuHow to link PMT
  135   Mon Oct 24 10:30:15 2011 Stefan RittPhase Shift for ADC Readout
  134   Sun Oct 23 23:32:28 2011 Hao HuanPhase Shift for ADC Readout
  133   Sat Oct 22 00:40:02 2011 Stefan RittDRS4 eval board: readout rate
  132   Sat Oct 15 04:45:25 2011 Aurelien BouvierDRS4 eval board: readout rate
  131   Mon Sep 19 08:53:22 2011 Stefan Rittcompilation error for version 4.0.0 on linux
  130   Fri Sep 16 22:06:07 2011 Andriy Zatserklyaniycompilation error for version 4.0.0 on linux
  129   Fri Sep 9 09:31:33 2011 Stefan RittDRS4 and AD9222
  128   Fri Sep 9 09:28:57 2011 Guillaume BlanchardDRS4 and AD9222
  127   Wed Sep 7 17:28:25 2011 Hannes FriederichDRS4 and AD9222
  126   Wed Sep 7 16:56:43 2011 Stefan RittDRS4 and AD9222
  125   Wed Sep 7 16:45:17 2011 Guillaume BlanchardDRS4 and AD9222
  124   Wed Jul 13 04:26:52 2011 Stefan RittFixed Patter Timing Jitter
  123   Tue Jul 12 09:49:08 2011 Jinhong WangFixed Patter Timing Jitter
  122   Tue Jul 5 10:09:43 2011 Stefan RittFixed Patter Timing Jitter
  121   Mon Jul 4 05:06:00 2011 Jinhong WangFixed Patter Timing Jitter
  120   Thu Jun 2 21:01:29 2011 Stefan RittRemoving spikes
  119   Wed Jun 1 09:57:43 2011 Martin PetriskaRemoving spikes
  118   Fri Apr 15 08:28:54 2011 Stefan RittFixes to DOScreen.cpp for recent built on linux
  117   Thu Apr 14 18:23:53 2011 Bob HiroskyFixes to DOScreen.cpp for recent built on linux
  116   Fri Feb 25 10:13:51 2011 Stefan RittAnnouncement digital pulse processing workshop
  115   Mon Feb 21 12:42:33 2011 S S Upadhyahow to synchronize Sampling frequency of two evaluation boards
  114   Mon Feb 21 08:10:31 2011 Stefan Ritthow to synchronize Sampling frequency of two evaluation boards
  113   Sat Feb 19 22:46:35 2011 Stefan Ritthow to synchronize Sampling frequency of two evaluation boards
  112   Sat Feb 19 17:25:29 2011 S S Upadhyahow to synchronize Sampling frequency of two evaluation boards
  111   Tue Nov 16 16:38:06 2010 Stefan RittReference design for DRS4 active input buffer
  110   Tue Oct 12 03:53:37 2010 Jinhong WangReference design for DRS4 active input buffer
  107   Wed Jul 21 10:58:20 2010 Stefan Ritt ENOB of DRS
  106   Wed Jul 21 10:46:32 2010 Jinhong Wang ENOB of DRS
  105   Mon Jul 19 12:47:17 2010 Stefan RittFixed Patter Timing Jitter
  104   Mon Jul 19 12:07:04 2010 Jinhong WangFixed Patter Timing Jitter
  99   Mon Jul 12 16:07:37 2010 Stefan RittAnnouncement evaluation board V3
  98   Tue Jun 22 11:37:42 2010 Jinhong WangReset of DRS4
  97   Tue Jun 22 11:35:18 2010 Stefan RittReset of DRS4
  96   Tue Jun 22 11:29:26 2010 Jinhong WangReset of DRS4
  95   Tue Jun 22 11:02:30 2010 Stefan RittReset of DRS4
  94   Tue Jun 22 10:50:19 2010 Jinhong WangReset of DRS4
  93   Sat Jun 19 10:09:18 2010 Jinhong WangDVDD Problem of DRS 4
  92   Fri Jun 18 11:45:18 2010 Stefan RittDVDD Problem of DRS 4
  91   Fri Jun 18 11:31:20 2010 Jinhong WangDVDD Problem of DRS 4
  88   Tue Jun 1 13:36:18 2010 Stefan RittHigh Frequency Input for DRS
  87   Wed May 26 19:18:09 2010 Hao HuanHigh Frequency Input for DRS
  86   Wed May 19 09:16:02 2010 Stefan RittDVDD Problem of DRS 4
  85   Wed May 19 02:24:12 2010 Hao HuanDVDD Problem of DRS 4
  84   Tue May 18 09:24:02 2010 Stefan RittReference design for DRS4 active input buffer
  83   Tue May 18 08:23:07 2010 Stefan RittDVDD Problem of DRS 4
  82   Tue May 18 01:47:59 2010 Hao HuanDVDD Problem of DRS 4
  81   Fri May 14 08:40:14 2010 Stefan RittDVDD Problem of DRS 4
  80   Thu May 13 19:14:27 2010 Hao HuanDVDD Problem of DRS 4
  79   Wed May 12 16:26:12 2010 Stefan RittDRS4 chip model
  78   Wed May 12 11:47:39 2010 Jinhong WangDRS4 chip model
  77   Thu May 6 08:15:39 2010 Stefan RittRandom noise spec in datasheet
  76   Wed May 5 22:30:50 2010 Ignacio Diéguez EstremeraRandom noise spec in datasheet
  75   Tue May 4 16:23:16 2010 Ignacio Diéguez EstremeraDRS4 chip model
  74   Tue May 4 11:26:21 2010 Stefan RittDRS4 chip model
  73   Mon May 3 23:21:55 2010 Ignacio Diéguez EstremeraDRS4 chip model
  72   Mon May 3 17:10:29 2010 Stefan RittDRS4 chip model
  71   Mon May 3 17:06:02 2010 Ignacio Diéguez EstremeraDRS4 chip model
  70   Mon May 3 11:09:12 2010 Stefan RittDRS4 chip model
  69   Sun May 2 18:36:14 2010 Ignacio Diéguez EstremeraDRS4 chip model
  68   Thu Apr 15 13:48:40 2010 Stefan RittROFS Configuration
  67   Wed Apr 14 16:34:28 2010 Stefan Rittversion 1.2 evaluation board with firmware 13279?
  66   Tue Apr 13 14:15:16 2010 Stefan RittSimple example application to read a DRS evaluation board
  65   Tue Apr 13 13:56:07 2010 Stefan RittBaseline Variation In Data
  64   Tue Apr 13 13:12:43 2010 Stefan Rittevaluation board used like a counter
  63   Tue Apr 13 10:45:18 2010 lorenzo nerievaluation board used like a counter
  62   Fri Apr 9 17:14:45 2010 Hao HuanBaseline Variation In Data
  61   Mon Apr 5 17:57:41 2010 Heejong KimSimple example application to read a DRS evaluation board
  60   Mon Apr 5 17:50:39 2010 Heejong Kimversion 1.2 evaluation board with firmware 13279?
  59   Tue Mar 30 22:57:34 2010 Hao HuanROFS Configuration
  58   Mon Mar 22 09:12:19 2010 Stefan RittPLL Loop Filter Configuration
  57   Sun Mar 21 02:03:44 2010 Hao HuanPLL Loop Filter Configuration
  56   Thu Mar 18 22:10:41 2010 Stefan RittSerial Interface Frequency of the DRS Chip
  55   Thu Mar 18 21:38:10 2010 Hao HuanSerial Interface Frequency of the DRS Chip
  54   Fri Mar 12 08:04:44 2010 Stefan RittInput Bandwidth of the DRS Chip
  53   Thu Mar 11 21:37:32 2010 Hao HuanInput Bandwidth of the DRS Chip
  52   Thu Mar 11 11:45:52 2010 Stefan RittReadout of DRS Data
  51   Wed Mar 10 10:07:28 2010 Stefan RittSerial Interface Frequency of the DRS Chip
  50   Tue Mar 9 23:28:45 2010 Hao HuanSerial Interface Frequency of the DRS Chip
  49   Fri Mar 5 23:29:04 2010 Hao HuanReadout of DRS Data
  48   Thu Mar 4 19:14:10 2010 Hao HuanReadout of DRS Data
  47   Wed Mar 3 17:49:30 2010 Stefan RittInitialization of the Domino Circuit
  46   Wed Mar 3 17:36:31 2010 Hao HuanInitialization of the Domino Circuit
  45   Wed Mar 3 14:37:40 2010 Stefan RittPLLLCK signal of DRS4
  44   Mon Feb 22 17:23:59 2010 Hao HuanPLLLCK signal of DRS4
  43   Sun Feb 21 20:33:57 2010 Stefan RittPLLLCK signal of DRS4
  42   Sun Feb 21 20:27:46 2010 Hao HuanPLLLCK signal of DRS4
  41   Sun Feb 21 13:47:03 2010 Stefan RittPLLLCK signal of DRS4
  40   Sun Feb 21 13:41:35 2010 Stefan RittReal Time Conference 2010
  39   Sun Feb 21 00:46:01 2010 Hao HuanPLLLCK signal of DRS4
  38   Sat Feb 20 09:54:48 2010 Stefan RittPLLLCK signal of DRS4
  37   Sat Feb 20 01:56:05 2010 Hao HuanPLLLCK signal of DRS4
  36   Tue Feb 16 09:38:59 2010 Stefan RittProblem reading oscilloscope binary waveform output
  35   Mon Feb 15 19:43:34 2010 Ron GraziosoProblem reading oscilloscope binary waveform output
  34   Wed Feb 10 15:35:09 2010 Stefan RittHello
  33   Wed Feb 10 02:57:55 2010 pepe sanchez lopezHello
  32   Mon Feb 1 08:30:42 2010 Stefan RittFailure In Flashing Xilinx PROM
  31   Sun Jan 31 23:52:15 2010 Hao HuanFailure In Flashing Xilinx PROM
  30   Mon Jan 11 16:32:21 2010 Stefan Rittnormal_mode_in_drs_exam.cpp
  29   Wed Dec 30 14:28:33 2009 aliyilmaznormal_mode_in_drs_exam.cpp
  28   Tue Dec 22 09:07:27 2009 Stefan RittTrigger of DRS4
  27   Tue Dec 22 01:30:55 2009 Jinhong WangTrigger of DRS4
  26   Mon Dec 21 16:52:08 2009 Stefan RittTrigger of DRS4
  25   Mon Dec 21 10:17:05 2009 Jinhong WangTrigger of DRS4
  24   Tue Dec 15 14:38:09 2009 Stefan RittTrigger of DRS4
  23   Mon Dec 14 10:14:16 2009 Jinhong WangTrigger of DRS4
  22   Wed Nov 4 14:42:22 2009 Stefan Rittoutline dimension of DRS4
  21   Fri Oct 30 03:31:54 2009 Jinhong Wangoutline dimension of DRS4
  20   Mon Oct 19 12:46:12 2009 Stefan Rittoutput common mode voltage of DRS4
  19   Mon Oct 19 11:26:29 2009 Jinhong Wangoutput common mode voltage of DRS4
  18   Mon Oct 19 09:13:00 2009 Stefan RittBIAS Pin of DRS4
  17   Mon Oct 19 09:06:43 2009 Jinhong WangBIAS Pin of DRS4
  16   Fri Oct 16 10:16:10 2009 Stefan RittDSR4 Full Readout Mode
  15   Fri Oct 16 09:51:03 2009 Jinhong WangDSR4 Full Readout Mode
  14   Wed Oct 14 23:53:05 2009 Armin KolbDRS_exam using USB Evaluation Board with OS X
  13   Wed Oct 7 17:58:20 2009 Stefan RittVDD switch off speed
  12   Tue Oct 6 11:20:39 2009 Stefan RittVDD instability
  11   Thu Jul 9 09:11:03 2009 Stefan RittCurrent problems with drs_exam.cpp
  10   Tue Jul 7 16:39:57 2009 Stefan RittPower up problem and remedy
  9   Wed Jun 10 12:46:43 2009 Stefan RittInput range switch added in Version 2.1.3
  8   Wed Apr 29 07:57:33 2009 Stefan RittSimple example application to read a DRS evaluation board
  7   Tue Apr 28 11:44:07 2009 Stefan RittSimple example application to read a DRS evaluation board
  6   Mon Apr 27 15:09:49 2009 Stefan RittAmplitude and Timing calibration for DRS4 Evaluation Board
  5   Mon Feb 23 09:24:24 2009 Stefan RittRise-time measurements
  4   Wed Feb 11 12:21:07 2009 Stefan RittCorrected datasheet Rev. 0.8
  3   Wed Jan 14 13:41:44 2009 Stefan RittExternal Trigger Input requirements
  2   Wed Jan 14 12:02:04 2009 Stefan RittExternal Trigger Input requirements
  1   Mon Dec 15 13:37:38 2008 Stefan RittWelcome
ELOG V3.1.5-3fb85fa6